aarch64-cpu 11.2.0

Low level access to processors using the AArch64 execution state
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33

// SPDX-License-Identifier: Apache-2.0 OR MIT
//
// Copyright (c) 2024 by the author(s)
//
// Author(s):
//   - Sangwan Kwon <sangwan.kwon@samsung.com>

//! AArch64 Processor Feature Register 0 - EL1
//!
//! Provides additional information about implemented PE features in AArch64 state.

use tock_registers::{interfaces::Readable, register_bitfields};

register_bitfields! {u64,
    pub ID_AA64PFR0_EL1 [
        /// Indicates support for Activity Monitors Extension.
        AMU OFFSET(44) NUMBITS(4) [],

        /// Scalable Vector Extension.
        SVE OFFSET(32) NUMBITS(4) [],
    ]
}

pub struct Reg;

impl Readable for Reg {
    type T = u64;
    type R = ID_AA64PFR0_EL1::Register;

    sys_coproc_read_raw!(u64, "ID_AA64PFR0_EL1", "x");
}

pub const ID_AA64PFR0_EL1: Reg = Reg {};