TransJLC 0.3.3

TransJLC is a tool for converting Gerber files from other EDAs to JLCEDA style
Documentation

crates.io license release GitHub Actions Workflow Status

TransJLC is a tool for converting Gerber files from other EDA software to a format compatible with JLCEDA (LCSC's online editor), facilitating production at JLCPCB.

✨ Features

  • Automatically identifies Gerber files from common EDA software (KiCad, Protel, Altium Designer).
  • Renames files to match JLCPCB's required naming conventions.
  • Can automatically compress the output files into a ZIP archive for easy uploading.
  • Cross-platform support (Windows, macOS, Linux).

📦 Installation

From crates.io (Recommended)

Ensure you have the Rust toolchain installed. Then, you can install TransJLC directly from crates.io:

cargo install TransJLC

From Source

  1. Clone the repository: 
    git clone https://github.com/HalfSweet/TransJLC.git
  2. Navigate to the project directory: 
    cd TransJLC
  3. Build the project in release mode: 
    cargo build --release
    The executable will be located at target/release/TransJLC.

🚀 Usage

Run the tool from your terminal, providing the necessary options.

Command-Line Options

Option Short Description Default
--eda -e Specifies the source EDA software. Available: auto, kicad, jlc, protel. auto
--path -p The path to the directory containing your Gerber files. . (current dir)
--output_path -o The path where the converted files will be saved. ./output
--zip -z If set to true, creates a ZIP archive of the output files. false
--zip_name -n The name of the generated ZIP file (without the .zip extension). Gerber
--top_color_image Optional: path to a top-layer colorful silkscreen image (generates Fabrication_ColorfulTopSilkscreen.FCTS). None
--bottom_color_image Optional: path to a bottom-layer colorful silkscreen image (generates Fabrication_ColorfulBottomSilkscreen.FCBS). None

Example

Convert Gerber files located in D:\Projects\MyPCB\Gerber and save them to D:\Projects\MyPCB\Output, then create a ZIP file named MyProject.zip.

TransJLC -p="D:\Projects\MyPCB\Gerber" -o="D:\Projects\MyPCB\Output" -z=true -n=MyProject

🤝 Contributing

Contributions, issues, and feature requests are welcome! Feel free to check the issues page.

📄 License

This project is licensed under the Apache-2.0 License. See the LICENSE file for details.

Copyright Notice

This project is not recommended in any way for any kind of commercial use! The code in it is only used for study and research, it is forbidden to use it for any commercial purpose, and also forbidden to use it to harm Shenzhen Jialichuang Technology Group Co. Which lceda Lichuang EDA Jialichuang EDA Jialichuang and so on belong to Shenzhen Jialichuang Science and Technology Group Co.