[−][src]Type Definition cc2538::aes::key_store_written_area::R
type R = R<u32, KEY_STORE_WRITTEN_AREA>;
Reader of register KEY_STORE_WRITTEN_AREA
Methods
impl R
[src]
pub fn reserved1(&self) -> RESERVED1_R
[src]
Bits 8:31 - 31:8] Write 0s and ignore on reading
pub fn ram_area_written7(&self) -> RAM_AREA_WRITTEN7_R
[src]
Bit 7 - 7:7] Read operation: 0: This RAM area is not written with valid key information. 1: This RAM area is written with valid key information. Each individual ram_area_writtenx bit can be reset by writing 1. Note: This register is reset on a soft reset from the master control module. After a soft reset, all keys must be rewritten to the key store memory.
pub fn ram_area_written6(&self) -> RAM_AREA_WRITTEN6_R
[src]
Bit 6 - 6:6] Read operation: 0: This RAM area is not written with valid key information. 1: This RAM area is written with valid key information. Each individual ram_area_writtenx bit can be reset by writing 1. Note: This register is reset on a soft reset from the master control module. After a soft reset, all keys must be rewritten to the key store memory.
pub fn ram_area_written5(&self) -> RAM_AREA_WRITTEN5_R
[src]
Bit 5 - 5:5] Read operation: 0: This RAM area is not written with valid key information. 1: This RAM area is written with valid key information. Each individual ram_area_writtenx bit can be reset by writing 1. Note: This register is reset on a soft reset from the master control module. After a soft reset, all keys must be rewritten to the key store memory.
pub fn ram_area_written4(&self) -> RAM_AREA_WRITTEN4_R
[src]
Bit 4 - 4:4] Read operation: 0: This RAM area is not written with valid key information. 1: This RAM area is written with valid key information. Each individual ram_area_writtenx bit can be reset by writing 1. Note: This register is reset on a soft reset from the master control module. After a soft reset, all keys must be rewritten to the key store memory.
pub fn ram_area_written3(&self) -> RAM_AREA_WRITTEN3_R
[src]
Bit 3 - 3:3] Read operation: 0: This RAM area is not written with valid key information. 1: This RAM area is written with valid key information. Each individual ram_area_writtenx bit can be reset by writing 1. Note: This register is reset on a soft reset from the master control module. After a soft reset, all keys must be rewritten to the key store memory.
pub fn ram_area_written2(&self) -> RAM_AREA_WRITTEN2_R
[src]
Bit 2 - 2:2] Read operation: 0: This RAM area is not written with valid key information. 1: This RAM area is written with valid key information. Each individual ram_area_writtenx bit can be reset by writing 1. Note: This register is reset on a soft reset from the master control module. After a soft reset, all keys must be rewritten to the key store memory.
pub fn ram_area_written1(&self) -> RAM_AREA_WRITTEN1_R
[src]
Bit 1 - 1:1] Read operation: 0: This RAM area is not written with valid key information. 1: This RAM area is written with valid key information. Each individual ram_area_writtenx bit can be reset by writing 1. Note: This register is reset on a soft reset from the master control module. After a soft reset, all keys must be rewritten to the key store memory.
pub fn ram_area_written0(&self) -> RAM_AREA_WRITTEN0_R
[src]
Bit 0 - 0:0] Read operation: 0: This RAM area is not written with valid key information. 1: This RAM area is written with valid key information. Each individual ram_area_writtenx bit can be reset by writing 1. Note: This register is reset on a soft reset from the master control module. After a soft reset, all keys must be rewritten to the key store memory.