[−][src]Struct cc13x2_cc26x2_hal::gpt0::tamr::W
Value to write to the register
Methods
impl W
[src]
pub fn reset_value() -> W
[src]
Reset value of the register
pub unsafe fn bits(&mut self, bits: u32) -> &mut Self
[src]
Writes raw bits to the register
pub fn reserved16(&mut self) -> _RESERVED16W
[src]
Bits 16:31 - 31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.
pub fn tcact(&mut self) -> _TCACTW
[src]
Bits 13:15 - 15:13] Timer Compare Action Select
pub fn tacintd(&mut self) -> _TACINTDW
[src]
Bit 12 - 12:12] One-Shot/Periodic Interrupt Disable
pub fn taplo(&mut self) -> _TAPLOW
[src]
Bit 11 - 11:11] GPTM Timer A PWM Legacy Operation 0 Legacy operation with CCP pin driven Low when the TAILR register is reloaded after the timer reaches 0. 1 CCP is driven High when the TAILR register is reloaded after the timer reaches 0. This bit is only valid in PWM mode.
pub fn tamrsu(&mut self) -> _TAMRSUW
[src]
Bit 10 - 10:10] Timer A Match Register Update mode This bit defines when the TAMATCHR and TAPR registers are updated. If the timer is disabled (CTL.TAEN = 0) when this bit is set, TAMATCHR and TAPR are updated when the timer is enabled. If the timer is stalled (CTL.TASTALL = 1) when this bit is set, TAMATCHR and TAPR are updated according to the configuration of this bit.
pub fn tapwmie(&mut self) -> _TAPWMIEW
[src]
Bit 9 - 9:9] GPTM Timer A PWM Interrupt Enable This bit enables interrupts in PWM mode on rising, falling, or both edges of the CCP output, as defined by the CTL.TAEVENT In addition, when this bit is set and a capture event occurs, Timer A automatically generates triggers to the DMA if the trigger capability is enabled by setting the CTL.TAOTE bit and the DMAEV.CAEDMAEN bit respectively. 0 Capture event interrupt is disabled. 1 Capture event interrupt is enabled. This bit is only valid in PWM mode.
pub fn taild(&mut self) -> _TAILDW
[src]
Bit 8 - 8:8] GPT Timer A PWM Interval Load Write
pub fn tasnaps(&mut self) -> _TASNAPSW
[src]
Bit 7 - 7:7] GPT Timer A Snap-Shot Mode
pub fn tawot(&mut self) -> _TAWOTW
[src]
Bit 6 - 6:6] GPT Timer A Wait-On-Trigger
pub fn tamie(&mut self) -> _TAMIEW
[src]
Bit 5 - 5:5] GPT Timer A Match Interrupt Enable
pub fn tacdir(&mut self) -> _TACDIRW
[src]
Bit 4 - 4:4] GPT Timer A Count Direction
pub fn taams(&mut self) -> _TAAMSW
[src]
Bit 3 - 3:3] GPT Timer A Alternate Mode Note: To enable PWM mode, you must also clear TACM and then configure TAMR field to 0x2.
pub fn tacm(&mut self) -> _TACMW
[src]
Bit 2 - 2:2] GPT Timer A Capture Mode
pub fn tamr(&mut self) -> _TAMRW
[src]
Bits 0:1 - 1:0] GPT Timer A Mode 0x0 Reserved 0x1 One-Shot Timer mode 0x2 Periodic Timer mode 0x3 Capture mode The Timer mode is based on the timer configuration defined by bits 2:0 in the CFG register
Auto Trait Implementations
Blanket Implementations
impl<T> From for T
[src]
impl<T, U> TryFrom for T where
U: Into<T>,
[src]
U: Into<T>,
type Error = Infallible
The type returned in the event of a conversion error.
fn try_from(value: U) -> Result<T, <T as TryFrom<U>>::Error>
[src]
impl<T, U> TryInto for T where
U: TryFrom<T>,
[src]
U: TryFrom<T>,
type Error = <U as TryFrom<T>>::Error
The type returned in the event of a conversion error.
fn try_into(self) -> Result<U, <U as TryFrom<T>>::Error>
[src]
impl<T, U> Into for T where
U: From<T>,
[src]
U: From<T>,
impl<T> Borrow for T where
T: ?Sized,
[src]
T: ?Sized,
impl<T> BorrowMut for T where
T: ?Sized,
[src]
T: ?Sized,
fn borrow_mut(&mut self) -> &mut T
[src]
impl<T> Any for T where
T: 'static + ?Sized,
[src]
T: 'static + ?Sized,
impl<T> Same for T
type Output = T
Should always be Self