pub struct RegisterBlock {Show 92 fields
pub clk_cfg0: CLK_CFG0,
pub clk_cfg1: CLK_CFG1,
pub clk_cfg2: CLK_CFG2,
pub clk_cfg3: CLK_CFG3,
pub swrst_cfg0: SWRST_CFG0,
pub swrst_cfg1: SWRST_CFG1,
pub swrst_cfg2: SWRST_CFG2,
pub swrst_cfg3: SWRST_CFG3,
pub cgen_cfg0: CGEN_CFG0,
pub cgen_cfg1: CGEN_CFG1,
pub cgen_cfg2: CGEN_CFG2,
pub cgen_cfg3: CGEN_CFG3,
pub mbist_ctl: MBIST_CTL,
pub mbist_stat: MBIST_STAT,
pub bmx_cfg1: BMX_CFG1,
pub bmx_cfg2: BMX_CFG2,
pub bmx_err_addr: BMX_ERR_ADDR,
pub bmx_dbg_out: BMX_DBG_OUT,
pub rsv0: RSV0,
pub rsv1: RSV1,
pub rsv2: RSV2,
pub rsv3: RSV3,
pub sram_ret: SRAM_RET,
pub sram_slp: SRAM_SLP,
pub sram_parm: SRAM_PARM,
pub seam_misc: SEAM_MISC,
pub glb_parm: GLB_PARM,
pub pdm_clk_ctrl: PDM_CLK_CTRL,
pub gpio_use_psram__io: GPIO_USE_PSRAM__IO,
pub cpu_clk_cfg: CPU_CLK_CFG,
pub gpadc_32m_src_ctrl: GPADC_32M_SRC_CTRL,
pub dig32k_wakeup_ctrl: DIG32K_WAKEUP_CTRL,
pub wifi_bt_coex_ctrl: WIFI_BT_COEX_CTRL,
pub bz_coex_ctrl: BZ_COEX_CTRL,
pub uart_sig_sel_0: UART_SIG_SEL_0,
pub dbg_sel_ll: DBG_SEL_LL,
pub dbg_sel_lh: DBG_SEL_LH,
pub dbg_sel_hl: DBG_SEL_HL,
pub dbg_sel_hh: DBG_SEL_HH,
pub debug: DEBUG,
pub gpio_cfgctl0: GPIO_CFGCTL0,
pub gpio_cfgctl1: GPIO_CFGCTL1,
pub gpio_cfgctl2: GPIO_CFGCTL2,
pub gpio_cfgctl3: GPIO_CFGCTL3,
pub gpio_cfgctl4: GPIO_CFGCTL4,
pub gpio_cfgctl5: GPIO_CFGCTL5,
pub gpio_cfgctl6: GPIO_CFGCTL6,
pub gpio_cfgctl7: GPIO_CFGCTL7,
pub gpio_cfgctl8: GPIO_CFGCTL8,
pub gpio_cfgctl9: GPIO_CFGCTL9,
pub gpio_cfgctl10: GPIO_CFGCTL10,
pub gpio_cfgctl11: GPIO_CFGCTL11,
pub gpio_cfgctl12: GPIO_CFGCTL12,
pub gpio_cfgctl13: GPIO_CFGCTL13,
pub gpio_cfgctl14: GPIO_CFGCTL14,
pub gpio_cfgctl15: GPIO_CFGCTL15,
pub gpio_cfgctl16: GPIO_CFGCTL16,
pub gpio_cfgctl17: GPIO_CFGCTL17,
pub gpio_cfgctl18: GPIO_CFGCTL18,
pub gpio_cfgctl30: GPIO_CFGCTL30,
pub gpio_cfgctl31: GPIO_CFGCTL31,
pub gpio_cfgctl32: GPIO_CFGCTL32,
pub gpio_cfgctl33: GPIO_CFGCTL33,
pub gpio_cfgctl34: GPIO_CFGCTL34,
pub gpio_cfgctl35: GPIO_CFGCTL35,
pub gpio_int_mask1: GPIO_INT_MASK1,
pub gpio_int_stat1: GPIO_INT_STAT1,
pub gpio_int_clr1: GPIO_INT_CLR1,
pub gpio_int_mode_set1: GPIO_INT_MODE_SET1,
pub gpio_int_mode_set2: GPIO_INT_MODE_SET2,
pub gpio_int_mode_set3: GPIO_INT_MODE_SET3,
pub gpio_int_mode_set4: GPIO_INT_MODE_SET4,
pub gpio_int2_mask1: GPIO_INT2_MASK1,
pub gpio_int2_stat1: GPIO_INT2_STAT1,
pub gpio_int2_clr1: GPIO_INT2_CLR1,
pub gpio_int2_mode_set1: GPIO_INT2_MODE_SET1,
pub gpio_int2_mode_set2: GPIO_INT2_MODE_SET2,
pub gpio_int2_mode_set3: GPIO_INT2_MODE_SET3,
pub gpio_int2_mode_set4: GPIO_INT2_MODE_SET4,
pub dll: DLL,
pub led_driver: LED_DRIVER,
pub usb_xcvr: USB_XCVR,
pub usb_xcvr_config: USB_XCVR_CONFIG,
pub gpdac_ctrl: GPDAC_CTRL,
pub gpdac_actrl: GPDAC_ACTRL,
pub gpdac_bctrl: GPDAC_BCTRL,
pub gpdac_data: GPDAC_DATA,
pub chip_revision: CHIP_REVISION,
pub tzc_glb_ctrl_0: TZC_GLB_CTRL_0,
pub tzc_glb_ctrl_1: TZC_GLB_CTRL_1,
pub tzc_glb_ctrl_2: TZC_GLB_CTRL_2,
pub tzc_glb_ctrl_3: TZC_GLB_CTRL_3,
/* private fields */
}Expand description
Register block
Fields§
§clk_cfg0: CLK_CFG00x00 - clk_cfg0.
clk_cfg1: CLK_CFG10x04 - clk_cfg1.
clk_cfg2: CLK_CFG20x08 - clk_cfg2.
clk_cfg3: CLK_CFG30x0c - clk_cfg3.
swrst_cfg0: SWRST_CFG00x10 - swrst_cfg0.
swrst_cfg1: SWRST_CFG10x14 - swrst_cfg1.
swrst_cfg2: SWRST_CFG20x18 - swrst_cfg2.
swrst_cfg3: SWRST_CFG30x1c - swrst_cfg3.
cgen_cfg0: CGEN_CFG00x20 - cgen_cfg0.
cgen_cfg1: CGEN_CFG10x24 - cgen_cfg1.
cgen_cfg2: CGEN_CFG20x28 - cgen_cfg2.
cgen_cfg3: CGEN_CFG30x2c - cgen_cfg3.
mbist_ctl: MBIST_CTL0x30 - MBIST_CTL.
mbist_stat: MBIST_STAT0x34 - MBIST_STAT.
bmx_cfg1: BMX_CFG10x50 - bmx_cfg1.
bmx_cfg2: BMX_CFG20x54 - bmx_cfg2.
bmx_err_addr: BMX_ERR_ADDR0x58 - bmx_err_addr.
bmx_dbg_out: BMX_DBG_OUT0x5c - bmx_dbg_out.
rsv0: RSV00x60 - rsv0.
rsv1: RSV10x64 - rsv1.
rsv2: RSV20x68 - rsv2.
rsv3: RSV30x6c - rsv3.
sram_ret: SRAM_RET0x70 - sram_ret.
sram_slp: SRAM_SLP0x74 - sram_slp.
sram_parm: SRAM_PARM0x78 - sram_parm.
seam_misc: SEAM_MISC0x7c - seam_misc.
glb_parm: GLB_PARM0x80 - glb_parm.
pdm_clk_ctrl: PDM_CLK_CTRL0x84 - PDM_CLK_CTRL.
gpio_use_psram__io: GPIO_USE_PSRAM__IO0x88 - GPIO_USE_PSRAM__IO.
cpu_clk_cfg: CPU_CLK_CFG0x90 - CPU_CLK_CFG.
gpadc_32m_src_ctrl: GPADC_32M_SRC_CTRL0xa4 - GPADC_32M_SRC_CTRL.
dig32k_wakeup_ctrl: DIG32K_WAKEUP_CTRL0xa8 - DIG32K_WAKEUP_CTRL.
wifi_bt_coex_ctrl: WIFI_BT_COEX_CTRL0xac - WIFI_BT_COEX_CTRL.
bz_coex_ctrl: BZ_COEX_CTRL0xb0 - BZ_COEX_CTRL.
uart_sig_sel_0: UART_SIG_SEL_00xc0 - UART_SIG_SEL_0.
dbg_sel_ll: DBG_SEL_LL0xd0 - DBG_SEL_LL.
dbg_sel_lh: DBG_SEL_LH0xd4 - DBG_SEL_LH.
dbg_sel_hl: DBG_SEL_HL0xd8 - DBG_SEL_HL.
dbg_sel_hh: DBG_SEL_HH0xdc - DBG_SEL_HH.
debug: DEBUG0xe0 - debug.
gpio_cfgctl0: GPIO_CFGCTL00x100 - GPIO_CFGCTL0.
gpio_cfgctl1: GPIO_CFGCTL10x104 - GPIO_CFGCTL1.
gpio_cfgctl2: GPIO_CFGCTL20x108 - GPIO_CFGCTL2.
gpio_cfgctl3: GPIO_CFGCTL30x10c - GPIO_CFGCTL3.
gpio_cfgctl4: GPIO_CFGCTL40x110 - GPIO_CFGCTL4.
gpio_cfgctl5: GPIO_CFGCTL50x114 - GPIO_CFGCTL5.
gpio_cfgctl6: GPIO_CFGCTL60x118 - GPIO_CFGCTL6.
gpio_cfgctl7: GPIO_CFGCTL70x11c - GPIO_CFGCTL7.
gpio_cfgctl8: GPIO_CFGCTL80x120 - GPIO_CFGCTL8.
gpio_cfgctl9: GPIO_CFGCTL90x124 - GPIO_CFGCTL9.
gpio_cfgctl10: GPIO_CFGCTL100x128 - GPIO_CFGCTL10.
gpio_cfgctl11: GPIO_CFGCTL110x12c - GPIO_CFGCTL11.
gpio_cfgctl12: GPIO_CFGCTL120x130 - GPIO_CFGCTL12.
gpio_cfgctl13: GPIO_CFGCTL130x134 - GPIO_CFGCTL13.
gpio_cfgctl14: GPIO_CFGCTL140x138 - GPIO_CFGCTL14.
gpio_cfgctl15: GPIO_CFGCTL150x13c - GPIO_CFGCTL15.
gpio_cfgctl16: GPIO_CFGCTL160x140 - GPIO_CFGCTL16.
gpio_cfgctl17: GPIO_CFGCTL170x144 - GPIO_CFGCTL17.
gpio_cfgctl18: GPIO_CFGCTL180x148 - GPIO_CFGCTL18.
gpio_cfgctl30: GPIO_CFGCTL300x180 - GPIO_CFGCTL30.
gpio_cfgctl31: GPIO_CFGCTL310x184 - GPIO_CFGCTL31.
gpio_cfgctl32: GPIO_CFGCTL320x188 - GPIO_CFGCTL32.
gpio_cfgctl33: GPIO_CFGCTL330x18c - GPIO_CFGCTL33.
gpio_cfgctl34: GPIO_CFGCTL340x190 - GPIO_CFGCTL34.
gpio_cfgctl35: GPIO_CFGCTL350x194 - GPIO_CFGCTL35.
gpio_int_mask1: GPIO_INT_MASK10x1a0 - GPIO_INT_MASK1.
gpio_int_stat1: GPIO_INT_STAT10x1a8 - GPIO_INT_STAT1.
gpio_int_clr1: GPIO_INT_CLR10x1b0 - GPIO_INT_CLR1.
gpio_int_mode_set1: GPIO_INT_MODE_SET10x1c0 - GPIO_INT_MODE_SET1.
gpio_int_mode_set2: GPIO_INT_MODE_SET20x1c4 - GPIO_INT_MODE_SET2.
gpio_int_mode_set3: GPIO_INT_MODE_SET30x1c8 - GPIO_INT_MODE_SET3.
gpio_int_mode_set4: GPIO_INT_MODE_SET40x1cc - GPIO_INT_MODE_SET4.
gpio_int2_mask1: GPIO_INT2_MASK10x1d0 - GPIO_INT2_MASK1.
gpio_int2_stat1: GPIO_INT2_STAT10x1d4 - GPIO_INT2_STAT1.
gpio_int2_clr1: GPIO_INT2_CLR10x1d8 - GPIO_INT2_CLR1.
gpio_int2_mode_set1: GPIO_INT2_MODE_SET10x1dc - GPIO_INT2_MODE_SET1.
gpio_int2_mode_set2: GPIO_INT2_MODE_SET20x1e0 - GPIO_INT2_MODE_SET2.
gpio_int2_mode_set3: GPIO_INT2_MODE_SET30x1e4 - GPIO_INT2_MODE_SET3.
gpio_int2_mode_set4: GPIO_INT2_MODE_SET40x1e8 - GPIO_INT2_MODE_SET4.
dll: DLL0x200 - dll.
led_driver: LED_DRIVER0x224 - led_driver.
usb_xcvr: USB_XCVR0x228 - usb_xcvr.
usb_xcvr_config: USB_XCVR_CONFIG0x22c - usb_xcvr_config.
gpdac_ctrl: GPDAC_CTRL0x308 - gpdac_ctrl.
gpdac_actrl: GPDAC_ACTRL0x30c - gpdac_actrl.
gpdac_bctrl: GPDAC_BCTRL0x310 - gpdac_bctrl.
gpdac_data: GPDAC_DATA0x314 - gpdac_data.
chip_revision: CHIP_REVISION0xe00 - chip_revision.
tzc_glb_ctrl_0: TZC_GLB_CTRL_00xf00 - tzc_glb_ctrl_0.
tzc_glb_ctrl_1: TZC_GLB_CTRL_10xf04 - tzc_glb_ctrl_1.
tzc_glb_ctrl_2: TZC_GLB_CTRL_20xf08 - tzc_glb_ctrl_2.
tzc_glb_ctrl_3: TZC_GLB_CTRL_30xf0c - tzc_glb_ctrl_3.