[−][src]Type Definition atsamd21g18a::gclk::GENDIV
type GENDIV = Reg<u32, _GENDIV>;
Generic Clock Generator Division
This register you can read
, reset
, write
, write_with_zero
, modify
. See API.
For information about available fields see gendiv module