Type Definition atsam4n8c_pac::twi0::idr::W [−][src]
type W = W<u32, IDR>;
Writer for register IDR
Implementations
impl W
[src]
pub fn txcomp(&mut self) -> TXCOMP_W<'_>
[src]
Bit 0 - Transmission Completed Interrupt Disable
pub fn rxrdy(&mut self) -> RXRDY_W<'_>
[src]
Bit 1 - Receive Holding Register Ready Interrupt Disable
pub fn txrdy(&mut self) -> TXRDY_W<'_>
[src]
Bit 2 - Transmit Holding Register Ready Interrupt Disable
pub fn svacc(&mut self) -> SVACC_W<'_>
[src]
Bit 4 - Slave Access Interrupt Disable
pub fn gacc(&mut self) -> GACC_W<'_>
[src]
Bit 5 - General Call Access Interrupt Disable
pub fn ovre(&mut self) -> OVRE_W<'_>
[src]
Bit 6 - Overrun Error Interrupt Disable
pub fn nack(&mut self) -> NACK_W<'_>
[src]
Bit 8 - Not Acknowledge Interrupt Disable
pub fn arblst(&mut self) -> ARBLST_W<'_>
[src]
Bit 9 - Arbitration Lost Interrupt Disable
pub fn scl_ws(&mut self) -> SCL_WS_W<'_>
[src]
Bit 10 - Clock Wait State Interrupt Disable
pub fn eosacc(&mut self) -> EOSACC_W<'_>
[src]
Bit 11 - End Of Slave Access Interrupt Disable
pub fn endrx(&mut self) -> ENDRX_W<'_>
[src]
Bit 12 - End of Receive Buffer Interrupt Disable
pub fn endtx(&mut self) -> ENDTX_W<'_>
[src]
Bit 13 - End of Transmit Buffer Interrupt Disable
pub fn rxbuff(&mut self) -> RXBUFF_W<'_>
[src]
Bit 14 - Receive Buffer Full Interrupt Disable
pub fn txbufe(&mut self) -> TXBUFE_W<'_>
[src]
Bit 15 - Transmit Buffer Empty Interrupt Disable