pub const CACHE_LINE_ALIGN: usize = 64;
Cache line size for SIMD-friendly FFT/NTT operations. 64 bytes is optimal for AVX-512 and most modern CPUs.