pub type MslsenW<'a, REG> = BitWriter<'a, REG, Mslsen>;
Expand description

Field MSLSEN writer - MSLS Enable

Aliased Type§

struct MslsenW<'a, REG> { /* private fields */ }

Implementations§

source§

impl<'a, REG> MslsenW<'a, REG>
where REG: Writable + RegisterSpec,

source

pub fn value1(self) -> &'a mut W<REG>

The MSLS generation is disabled (MSLS = 0). This is the setting for SSC slave mode.

source

pub fn value2(self) -> &'a mut W<REG>

The MSLS generation is enabled. This is the setting for SSC master mode.