[−][src]Type Definition xmc4100::gpdma0::masksrctran::W
type W = W<u32, MASKSRCTRAN>;
Writer for register MASKSRCTRAN
Implementations
impl W
[src]
pub fn we_ch0(&mut self) -> WE_CH0_W<'_>
[src]
Bit 8 - Write enable for mask bit of channel 0
pub fn we_ch1(&mut self) -> WE_CH1_W<'_>
[src]
Bit 9 - Write enable for mask bit of channel 1
pub fn we_ch2(&mut self) -> WE_CH2_W<'_>
[src]
Bit 10 - Write enable for mask bit of channel 2
pub fn we_ch3(&mut self) -> WE_CH3_W<'_>
[src]
Bit 11 - Write enable for mask bit of channel 3
pub fn we_ch4(&mut self) -> WE_CH4_W<'_>
[src]
Bit 12 - Write enable for mask bit of channel 4
pub fn we_ch5(&mut self) -> WE_CH5_W<'_>
[src]
Bit 13 - Write enable for mask bit of channel 5
pub fn we_ch6(&mut self) -> WE_CH6_W<'_>
[src]
Bit 14 - Write enable for mask bit of channel 6
pub fn we_ch7(&mut self) -> WE_CH7_W<'_>
[src]
Bit 15 - Write enable for mask bit of channel 7
pub fn ch0(&mut self) -> CH0_W<'_>
[src]
Bit 0 - Mask bit for channel 0
pub fn ch1(&mut self) -> CH1_W<'_>
[src]
Bit 1 - Mask bit for channel 1
pub fn ch2(&mut self) -> CH2_W<'_>
[src]
Bit 2 - Mask bit for channel 2
pub fn ch3(&mut self) -> CH3_W<'_>
[src]
Bit 3 - Mask bit for channel 3
pub fn ch4(&mut self) -> CH4_W<'_>
[src]
Bit 4 - Mask bit for channel 4
pub fn ch5(&mut self) -> CH5_W<'_>
[src]
Bit 5 - Mask bit for channel 5
pub fn ch6(&mut self) -> CH6_W<'_>
[src]
Bit 6 - Mask bit for channel 6
pub fn ch7(&mut self) -> CH7_W<'_>
[src]
Bit 7 - Mask bit for channel 7