[−][src]Type Definition wip_s32k144::pdb1::CHDLY2
type CHDLY2 = Reg<u32, _CHDLY2>;
Channel n Delay 2 register
This register you can read
, reset
, write
, write_with_zero
, modify
. See API.
For information about available fields see chdly2 module