[−][src]Type Definition wip_s32k144::pdb1::CHDLY0
type CHDLY0 = Reg<u32, _CHDLY0>;
Channel n Delay 0 register
This register you can read
, reset
, write
, write_with_zero
, modify
. See API.
For information about available fields see chdly0 module