Skip to main content

Module interference

Module interference 

Source
Expand description

Interference graph construction.

Two virtual registers interfere if their live ranges overlap. The interference graph has VRegs as nodes and edges between interfering registers. Move-related pairs are tracked for coalescing. Parameter VRegs have live ranges extended to start at instruction 0 since they are live from function entry.

Structsยง

InterferenceGraph
Interference graph for register allocation.