1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
#[cfg(test)]
pub mod fake;
pub mod mmio;
use crate::{PhysAddr, PAGE_SIZE};
use bitflags::bitflags;
use core::ptr::NonNull;
pub trait Transport {
fn device_type(&self) -> DeviceType;
fn read_device_features(&mut self) -> u64;
fn write_driver_features(&mut self, driver_features: u64);
fn max_queue_size(&self) -> u32;
fn notify(&mut self, queue: u32);
fn set_status(&mut self, status: DeviceStatus);
fn set_guest_page_size(&mut self, guest_page_size: u32);
fn queue_set(
&mut self,
queue: u32,
size: u32,
descriptors: PhysAddr,
driver_area: PhysAddr,
device_area: PhysAddr,
);
fn queue_used(&mut self, queue: u32) -> bool;
fn ack_interrupt(&mut self) -> bool;
fn begin_init(&mut self, negotiate_features: impl FnOnce(u64) -> u64) {
self.set_status(DeviceStatus::ACKNOWLEDGE);
self.set_status(DeviceStatus::DRIVER);
let features = self.read_device_features();
self.write_driver_features(negotiate_features(features));
self.set_status(DeviceStatus::FEATURES_OK);
self.set_guest_page_size(PAGE_SIZE as u32);
}
fn finish_init(&mut self) {
self.set_status(DeviceStatus::DRIVER_OK);
}
fn config_space(&self) -> NonNull<u64>;
}
bitflags! {
#[derive(Default)]
pub struct DeviceStatus: u32 {
const ACKNOWLEDGE = 1;
const DRIVER = 2;
const FAILED = 128;
const FEATURES_OK = 8;
const DRIVER_OK = 4;
const DEVICE_NEEDS_RESET = 64;
}
}
#[repr(u8)]
#[derive(Clone, Copy, Debug, Eq, PartialEq)]
#[allow(missing_docs)]
pub enum DeviceType {
Invalid = 0,
Network = 1,
Block = 2,
Console = 3,
EntropySource = 4,
MemoryBallooning = 5,
IoMemory = 6,
Rpmsg = 7,
ScsiHost = 8,
_9P = 9,
Mac80211 = 10,
RprocSerial = 11,
VirtioCAIF = 12,
MemoryBalloon = 13,
GPU = 16,
Timer = 17,
Input = 18,
Socket = 19,
Crypto = 20,
SignalDistributionModule = 21,
Pstore = 22,
IOMMU = 23,
Memory = 24,
}