Enum tm4c123x::sysctl::dc1::MINSYSDIVR [] [src]

pub enum MINSYSDIVR {
    _80,
    _50,
    _40,
    _25,
    _20,
    _Reserved(u8),
}

Possible values of the field MINSYSDIV

Variants

Specifies an 80-MHz CPU clock with a PLL divider of 2.5

Specifies a 50-MHz CPU clock with a PLL divider of 4

Specifies a 40-MHz CPU clock with a PLL divider of 5

Specifies a 25-MHz clock with a PLL divider of 8

Specifies a 20-MHz clock with a PLL divider of 10

Reserved

Methods

impl MINSYSDIVR
[src]

[src]

Value of the field as raw bits

[src]

Checks if the value of the field is _80

[src]

Checks if the value of the field is _50

[src]

Checks if the value of the field is _40

[src]

Checks if the value of the field is _25

[src]

Checks if the value of the field is _20

Trait Implementations

impl Clone for MINSYSDIVR
[src]

[src]

Returns a copy of the value. Read more

1.0.0
[src]

Performs copy-assignment from source. Read more

impl Copy for MINSYSDIVR
[src]

impl Debug for MINSYSDIVR
[src]

[src]

Formats the value using the given formatter. Read more

impl PartialEq for MINSYSDIVR
[src]

[src]

This method tests for self and other values to be equal, and is used by ==. Read more

[src]

This method tests for !=.

Auto Trait Implementations

impl Send for MINSYSDIVR

impl Sync for MINSYSDIVR