1
  2
  3
  4
  5
  6
  7
  8
  9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
#[doc = r" Value read from the register"]
pub struct R {
    bits: u32,
}
#[doc = r" Value to write to the register"]
pub struct W {
    bits: u32,
}
impl super::SLPPWRCFG {
    #[doc = r" Modifies the contents of the register"]
    #[inline]
    pub fn modify<F>(&self, f: F)
    where
        for<'w> F: FnOnce(&R, &'w mut W) -> &'w mut W,
    {
        let bits = self.register.get();
        let r = R { bits: bits };
        let mut w = W { bits: bits };
        f(&r, &mut w);
        self.register.set(w.bits);
    }
    #[doc = r" Reads the contents of the register"]
    #[inline]
    pub fn read(&self) -> R {
        R { bits: self.register.get() }
    }
    #[doc = r" Writes to the register"]
    #[inline]
    pub fn write<F>(&self, f: F)
    where
        F: FnOnce(&mut W) -> &mut W,
    {
        let mut w = W::reset_value();
        f(&mut w);
        self.register.set(w.bits);
    }
    #[doc = r" Writes the reset value to the register"]
    #[inline]
    pub fn reset(&self) {
        self.write(|w| w)
    }
}
#[doc = "Possible values of the field `SRAMPM`"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum SRAMPMR {
    #[doc = "Active Mode"]
    NRM,
    #[doc = "Standby Mode"]
    SBY,
    #[doc = "Low Power Mode"]
    LP,
    #[doc = r" Reserved"]
    _Reserved(u8),
}
impl SRAMPMR {
    #[doc = r" Value of the field as raw bits"]
    #[inline]
    pub fn bits(&self) -> u8 {
        match *self {
            SRAMPMR::NRM => 0,
            SRAMPMR::SBY => 1,
            SRAMPMR::LP => 3,
            SRAMPMR::_Reserved(bits) => bits,
        }
    }
    #[allow(missing_docs)]
    #[doc(hidden)]
    #[inline]
    pub fn _from(value: u8) -> SRAMPMR {
        match value {
            0 => SRAMPMR::NRM,
            1 => SRAMPMR::SBY,
            3 => SRAMPMR::LP,
            i => SRAMPMR::_Reserved(i),
        }
    }
    #[doc = "Checks if the value of the field is `NRM`"]
    #[inline]
    pub fn is_nrm(&self) -> bool {
        *self == SRAMPMR::NRM
    }
    #[doc = "Checks if the value of the field is `SBY`"]
    #[inline]
    pub fn is_sby(&self) -> bool {
        *self == SRAMPMR::SBY
    }
    #[doc = "Checks if the value of the field is `LP`"]
    #[inline]
    pub fn is_lp(&self) -> bool {
        *self == SRAMPMR::LP
    }
}
#[doc = "Possible values of the field `FLASHPM`"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum FLASHPMR {
    #[doc = "Active Mode"]
    NRM,
    #[doc = "Low Power Mode"]
    SLP,
    #[doc = r" Reserved"]
    _Reserved(u8),
}
impl FLASHPMR {
    #[doc = r" Value of the field as raw bits"]
    #[inline]
    pub fn bits(&self) -> u8 {
        match *self {
            FLASHPMR::NRM => 0,
            FLASHPMR::SLP => 2,
            FLASHPMR::_Reserved(bits) => bits,
        }
    }
    #[allow(missing_docs)]
    #[doc(hidden)]
    #[inline]
    pub fn _from(value: u8) -> FLASHPMR {
        match value {
            0 => FLASHPMR::NRM,
            2 => FLASHPMR::SLP,
            i => FLASHPMR::_Reserved(i),
        }
    }
    #[doc = "Checks if the value of the field is `NRM`"]
    #[inline]
    pub fn is_nrm(&self) -> bool {
        *self == FLASHPMR::NRM
    }
    #[doc = "Checks if the value of the field is `SLP`"]
    #[inline]
    pub fn is_slp(&self) -> bool {
        *self == FLASHPMR::SLP
    }
}
#[doc = "Values that can be written to the field `SRAMPM`"]
pub enum SRAMPMW {
    #[doc = "Active Mode"]
    NRM,
    #[doc = "Standby Mode"]
    SBY,
    #[doc = "Low Power Mode"]
    LP,
}
impl SRAMPMW {
    #[allow(missing_docs)]
    #[doc(hidden)]
    #[inline]
    pub fn _bits(&self) -> u8 {
        match *self {
            SRAMPMW::NRM => 0,
            SRAMPMW::SBY => 1,
            SRAMPMW::LP => 3,
        }
    }
}
#[doc = r" Proxy"]
pub struct _SRAMPMW<'a> {
    w: &'a mut W,
}
impl<'a> _SRAMPMW<'a> {
    #[doc = r" Writes `variant` to the field"]
    #[inline]
    pub fn variant(self, variant: SRAMPMW) -> &'a mut W {
        unsafe { self.bits(variant._bits()) }
    }
    #[doc = "Active Mode"]
    #[inline]
    pub fn nrm(self) -> &'a mut W {
        self.variant(SRAMPMW::NRM)
    }
    #[doc = "Standby Mode"]
    #[inline]
    pub fn sby(self) -> &'a mut W {
        self.variant(SRAMPMW::SBY)
    }
    #[doc = "Low Power Mode"]
    #[inline]
    pub fn lp(self) -> &'a mut W {
        self.variant(SRAMPMW::LP)
    }
    #[doc = r" Writes raw bits to the field"]
    #[inline]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        const MASK: u8 = 3;
        const OFFSET: u8 = 0;
        self.w.bits &= !((MASK as u32) << OFFSET);
        self.w.bits |= ((value & MASK) as u32) << OFFSET;
        self.w
    }
}
#[doc = "Values that can be written to the field `FLASHPM`"]
pub enum FLASHPMW {
    #[doc = "Active Mode"]
    NRM,
    #[doc = "Low Power Mode"]
    SLP,
}
impl FLASHPMW {
    #[allow(missing_docs)]
    #[doc(hidden)]
    #[inline]
    pub fn _bits(&self) -> u8 {
        match *self {
            FLASHPMW::NRM => 0,
            FLASHPMW::SLP => 2,
        }
    }
}
#[doc = r" Proxy"]
pub struct _FLASHPMW<'a> {
    w: &'a mut W,
}
impl<'a> _FLASHPMW<'a> {
    #[doc = r" Writes `variant` to the field"]
    #[inline]
    pub fn variant(self, variant: FLASHPMW) -> &'a mut W {
        unsafe { self.bits(variant._bits()) }
    }
    #[doc = "Active Mode"]
    #[inline]
    pub fn nrm(self) -> &'a mut W {
        self.variant(FLASHPMW::NRM)
    }
    #[doc = "Low Power Mode"]
    #[inline]
    pub fn slp(self) -> &'a mut W {
        self.variant(FLASHPMW::SLP)
    }
    #[doc = r" Writes raw bits to the field"]
    #[inline]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        const MASK: u8 = 3;
        const OFFSET: u8 = 4;
        self.w.bits &= !((MASK as u32) << OFFSET);
        self.w.bits |= ((value & MASK) as u32) << OFFSET;
        self.w
    }
}
impl R {
    #[doc = r" Value of the register as raw bits"]
    #[inline]
    pub fn bits(&self) -> u32 {
        self.bits
    }
    #[doc = "Bits 0:1 - SRAM Power Modes"]
    #[inline]
    pub fn srampm(&self) -> SRAMPMR {
        SRAMPMR::_from({
            const MASK: u8 = 3;
            const OFFSET: u8 = 0;
            ((self.bits >> OFFSET) & MASK as u32) as u8
        })
    }
    #[doc = "Bits 4:5 - Flash Power Modes"]
    #[inline]
    pub fn flashpm(&self) -> FLASHPMR {
        FLASHPMR::_from({
            const MASK: u8 = 3;
            const OFFSET: u8 = 4;
            ((self.bits >> OFFSET) & MASK as u32) as u8
        })
    }
}
impl W {
    #[doc = r" Reset value of the register"]
    #[inline]
    pub fn reset_value() -> W {
        W { bits: 0 }
    }
    #[doc = r" Writes raw bits to the register"]
    #[inline]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.bits = bits;
        self
    }
    #[doc = "Bits 0:1 - SRAM Power Modes"]
    #[inline]
    pub fn srampm(&mut self) -> _SRAMPMW {
        _SRAMPMW { w: self }
    }
    #[doc = "Bits 4:5 - Flash Power Modes"]
    #[inline]
    pub fn flashpm(&mut self) -> _FLASHPMW {
        _FLASHPMW { w: self }
    }
}