1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186
#[doc = "Reader of register CR"] pub type R = crate::R<u32, super::CR>; #[doc = "Writer for register CR"] pub type W = crate::W<u32, super::CR>; #[doc = "Register CR `reset()`'s with value 0"] impl crate::ResetValue for super::CR { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Reader of field `DBG_SLEEP`"] pub type DBG_SLEEP_R = crate::R<bool, bool>; #[doc = "Write proxy for field `DBG_SLEEP`"] pub struct DBG_SLEEP_W<'a> { w: &'a mut W, } impl<'a> DBG_SLEEP_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !0x01) | ((value as u32) & 0x01); self.w } } #[doc = "Reader of field `DBG_STOP`"] pub type DBG_STOP_R = crate::R<bool, bool>; #[doc = "Write proxy for field `DBG_STOP`"] pub struct DBG_STOP_W<'a> { w: &'a mut W, } impl<'a> DBG_STOP_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 1)) | (((value as u32) & 0x01) << 1); self.w } } #[doc = "Reader of field `DBG_STANDBY`"] pub type DBG_STANDBY_R = crate::R<bool, bool>; #[doc = "Write proxy for field `DBG_STANDBY`"] pub struct DBG_STANDBY_W<'a> { w: &'a mut W, } impl<'a> DBG_STANDBY_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 2)) | (((value as u32) & 0x01) << 2); self.w } } #[doc = "Reader of field `TRACE_IOEN`"] pub type TRACE_IOEN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `TRACE_IOEN`"] pub struct TRACE_IOEN_W<'a> { w: &'a mut W, } impl<'a> TRACE_IOEN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 5)) | (((value as u32) & 0x01) << 5); self.w } } #[doc = "Reader of field `TRGOEN`"] pub type TRGOEN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `TRGOEN`"] pub struct TRGOEN_W<'a> { w: &'a mut W, } impl<'a> TRGOEN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 28)) | (((value as u32) & 0x01) << 28); self.w } } impl R { #[doc = "Bit 0 - Debug Sleep Mode"] #[inline(always)] pub fn dbg_sleep(&self) -> DBG_SLEEP_R { DBG_SLEEP_R::new((self.bits & 0x01) != 0) } #[doc = "Bit 1 - Debug Stop Mode"] #[inline(always)] pub fn dbg_stop(&self) -> DBG_STOP_R { DBG_STOP_R::new(((self.bits >> 1) & 0x01) != 0) } #[doc = "Bit 2 - Debug Standby Mode"] #[inline(always)] pub fn dbg_standby(&self) -> DBG_STANDBY_R { DBG_STANDBY_R::new(((self.bits >> 2) & 0x01) != 0) } #[doc = "Bit 5 - Trace port and clock enable"] #[inline(always)] pub fn trace_ioen(&self) -> TRACE_IOEN_R { TRACE_IOEN_R::new(((self.bits >> 5) & 0x01) != 0) } #[doc = "Bit 28 - External trigger output enable"] #[inline(always)] pub fn trgoen(&self) -> TRGOEN_R { TRGOEN_R::new(((self.bits >> 28) & 0x01) != 0) } } impl W { #[doc = "Bit 0 - Debug Sleep Mode"] #[inline(always)] pub fn dbg_sleep(&mut self) -> DBG_SLEEP_W { DBG_SLEEP_W { w: self } } #[doc = "Bit 1 - Debug Stop Mode"] #[inline(always)] pub fn dbg_stop(&mut self) -> DBG_STOP_W { DBG_STOP_W { w: self } } #[doc = "Bit 2 - Debug Standby Mode"] #[inline(always)] pub fn dbg_standby(&mut self) -> DBG_STANDBY_W { DBG_STANDBY_W { w: self } } #[doc = "Bit 5 - Trace port and clock enable"] #[inline(always)] pub fn trace_ioen(&mut self) -> TRACE_IOEN_W { TRACE_IOEN_W { w: self } } #[doc = "Bit 28 - External trigger output enable"] #[inline(always)] pub fn trgoen(&mut self) -> TRGOEN_W { TRGOEN_W { w: self } } }