Struct stm32ral::stm32f2::peripherals::otg_hs_device::RegisterBlock[][src]

#[repr(C)]
pub struct RegisterBlock {
Show 65 fields pub OTG_HS_DCFG: RWRegister<u32>, pub OTG_HS_DCTL: RWRegister<u32>, pub OTG_HS_DSTS: RORegister<u32>, pub OTG_HS_DIEPMSK: RWRegister<u32>, pub OTG_HS_DOEPMSK: RWRegister<u32>, pub OTG_HS_DAINT: RORegister<u32>, pub OTG_HS_DAINTMSK: RWRegister<u32>, pub OTG_HS_DVBUSDIS: RWRegister<u32>, pub OTG_HS_DVBUSPULSE: RWRegister<u32>, pub OTG_HS_DTHRCTL: RWRegister<u32>, pub OTG_HS_DIEPEMPMSK: RWRegister<u32>, pub OTG_HS_DEACHINT: RWRegister<u32>, pub OTG_HS_DEACHINTMSK: RWRegister<u32>, pub OTG_HS_DIEPEACHMSK1: RWRegister<u32>, pub OTG_HS_DOEPEACHMSK1: RWRegister<u32>, pub OTG_HS_DIEPCTL0: RWRegister<u32>, pub OTG_HS_DIEPINT0: RWRegister<u32>, pub OTG_HS_DIEPTSIZ0: RWRegister<u32>, pub OTG_HS_DIEPDMA1: RWRegister<u32>, pub OTG_HS_DTXFSTS0: RORegister<u32>, pub OTG_HS_DIEPCTL1: RWRegister<u32>, pub OTG_HS_DIEPINT1: RWRegister<u32>, pub OTG_HS_DIEPTSIZ1: RWRegister<u32>, pub OTG_HS_DIEPDMA2: RWRegister<u32>, pub OTG_HS_DTXFSTS1: RORegister<u32>, pub OTG_HS_DIEPCTL2: RWRegister<u32>, pub OTG_HS_DIEPINT2: RWRegister<u32>, pub OTG_HS_DIEPTSIZ2: RWRegister<u32>, pub OTG_HS_DIEPDMA3: RWRegister<u32>, pub OTG_HS_DTXFSTS2: RORegister<u32>, pub OTG_HS_DIEPCTL3: RWRegister<u32>, pub OTG_HS_DIEPINT3: RWRegister<u32>, pub OTG_HS_DIEPTSIZ3: RWRegister<u32>, pub OTG_HS_DIEPDMA4: RWRegister<u32>, pub OTG_HS_DTXFSTS3: RORegister<u32>, pub OTG_HS_DIEPCTL4: RWRegister<u32>, pub OTG_HS_DIEPINT4: RWRegister<u32>, pub OTG_HS_DIEPTSIZ4: RWRegister<u32>, pub OTG_HS_DIEPDMA5: RWRegister<u32>, pub OTG_HS_DTXFSTS4: RORegister<u32>, pub OTG_HS_DIEPCTL5: RWRegister<u32>, pub OTG_HS_DIEPINT5: RWRegister<u32>, pub OTG_HS_DIEPTSIZ5: RWRegister<u32>, pub OTG_HS_DTXFSTS5: RORegister<u32>, pub OTG_HS_DIEPCTL6: RWRegister<u32>, pub OTG_HS_DIEPINT6: RWRegister<u32>, pub OTG_HS_DIEPCTL7: RWRegister<u32>, pub OTG_HS_DIEPINT7: RWRegister<u32>, pub OTG_HS_DOEPCTL0: RWRegister<u32>, pub OTG_HS_DOEPINT0: RWRegister<u32>, pub OTG_HS_DOEPTSIZ0: RWRegister<u32>, pub OTG_HS_DOEPCTL1: RWRegister<u32>, pub OTG_HS_DOEPINT1: RWRegister<u32>, pub OTG_HS_DOEPTSIZ1: RWRegister<u32>, pub OTG_HS_DOEPCTL2: RWRegister<u32>, pub OTG_HS_DOEPINT2: RWRegister<u32>, pub OTG_HS_DOEPTSIZ2: RWRegister<u32>, pub OTG_HS_DOEPCTL3: RWRegister<u32>, pub OTG_HS_DOEPINT3: RWRegister<u32>, pub OTG_HS_DOEPTSIZ3: RWRegister<u32>, pub OTG_HS_DOEPINT4: RWRegister<u32>, pub OTG_HS_DOEPTSIZ4: RWRegister<u32>, pub OTG_HS_DOEPINT5: RWRegister<u32>, pub OTG_HS_DOEPINT6: RWRegister<u32>, pub OTG_HS_DOEPINT7: RWRegister<u32>, // some fields omitted
}

Fields

OTG_HS_DCFG: RWRegister<u32>

OTG_HS device configuration register

OTG_HS_DCTL: RWRegister<u32>

OTG_HS device control register

OTG_HS_DSTS: RORegister<u32>

OTG_HS device status register

OTG_HS_DIEPMSK: RWRegister<u32>

OTG_HS device IN endpoint common interrupt mask register

OTG_HS_DOEPMSK: RWRegister<u32>

OTG_HS device OUT endpoint common interrupt mask register

OTG_HS_DAINT: RORegister<u32>

OTG_HS device all endpoints interrupt register

OTG_HS_DAINTMSK: RWRegister<u32>

OTG_HS all endpoints interrupt mask register

OTG_HS_DVBUSDIS: RWRegister<u32>

OTG_HS device VBUS discharge time register

OTG_HS_DVBUSPULSE: RWRegister<u32>

OTG_HS device VBUS pulsing time register

OTG_HS_DTHRCTL: RWRegister<u32>

OTG_HS Device threshold control register

OTG_HS_DIEPEMPMSK: RWRegister<u32>

OTG_HS device IN endpoint FIFO empty interrupt mask register

OTG_HS_DEACHINT: RWRegister<u32>

OTG_HS device each endpoint interrupt register

OTG_HS_DEACHINTMSK: RWRegister<u32>

OTG_HS device each endpoint interrupt register mask

OTG_HS_DIEPEACHMSK1: RWRegister<u32>

OTG_HS device each in endpoint-1 interrupt register

OTG_HS_DOEPEACHMSK1: RWRegister<u32>

OTG_HS device each OUT endpoint-1 interrupt register

OTG_HS_DIEPCTL0: RWRegister<u32>

OTG device endpoint-0 control register

OTG_HS_DIEPINT0: RWRegister<u32>

OTG device endpoint-0 interrupt register

OTG_HS_DIEPTSIZ0: RWRegister<u32>

OTG_HS device IN endpoint 0 transfer size register

OTG_HS_DIEPDMA1: RWRegister<u32>

OTG_HS device endpoint-1 DMA address register

OTG_HS_DTXFSTS0: RORegister<u32>

OTG_HS device IN endpoint transmit FIFO status register

OTG_HS_DIEPCTL1: RWRegister<u32>

OTG device endpoint-1 control register

OTG_HS_DIEPINT1: RWRegister<u32>

OTG device endpoint-1 interrupt register

OTG_HS_DIEPTSIZ1: RWRegister<u32>

OTG_HS device endpoint transfer size register

OTG_HS_DIEPDMA2: RWRegister<u32>

OTG_HS device endpoint-2 DMA address register

OTG_HS_DTXFSTS1: RORegister<u32>

OTG_HS device IN endpoint transmit FIFO status register

OTG_HS_DIEPCTL2: RWRegister<u32>

OTG device endpoint-2 control register

OTG_HS_DIEPINT2: RWRegister<u32>

OTG device endpoint-2 interrupt register

OTG_HS_DIEPTSIZ2: RWRegister<u32>

OTG_HS device endpoint transfer size register

OTG_HS_DIEPDMA3: RWRegister<u32>

OTG_HS device endpoint-3 DMA address register

OTG_HS_DTXFSTS2: RORegister<u32>

OTG_HS device IN endpoint transmit FIFO status register

OTG_HS_DIEPCTL3: RWRegister<u32>

OTG device endpoint-3 control register

OTG_HS_DIEPINT3: RWRegister<u32>

OTG device endpoint-3 interrupt register

OTG_HS_DIEPTSIZ3: RWRegister<u32>

OTG_HS device endpoint transfer size register

OTG_HS_DIEPDMA4: RWRegister<u32>

OTG_HS device endpoint-4 DMA address register

OTG_HS_DTXFSTS3: RORegister<u32>

OTG_HS device IN endpoint transmit FIFO status register

OTG_HS_DIEPCTL4: RWRegister<u32>

OTG device endpoint-4 control register

OTG_HS_DIEPINT4: RWRegister<u32>

OTG device endpoint-4 interrupt register

OTG_HS_DIEPTSIZ4: RWRegister<u32>

OTG_HS device endpoint transfer size register

OTG_HS_DIEPDMA5: RWRegister<u32>

OTG_HS device endpoint-5 DMA address register

OTG_HS_DTXFSTS4: RORegister<u32>

OTG_HS device IN endpoint transmit FIFO status register

OTG_HS_DIEPCTL5: RWRegister<u32>

OTG device endpoint-5 control register

OTG_HS_DIEPINT5: RWRegister<u32>

OTG device endpoint-5 interrupt register

OTG_HS_DIEPTSIZ5: RWRegister<u32>

OTG_HS device endpoint transfer size register

OTG_HS_DTXFSTS5: RORegister<u32>

OTG_HS device IN endpoint transmit FIFO status register

OTG_HS_DIEPCTL6: RWRegister<u32>

OTG device endpoint-6 control register

OTG_HS_DIEPINT6: RWRegister<u32>

OTG device endpoint-6 interrupt register

OTG_HS_DIEPCTL7: RWRegister<u32>

OTG device endpoint-7 control register

OTG_HS_DIEPINT7: RWRegister<u32>

OTG device endpoint-7 interrupt register

OTG_HS_DOEPCTL0: RWRegister<u32>

OTG_HS device control OUT endpoint 0 control register

OTG_HS_DOEPINT0: RWRegister<u32>

OTG_HS device endpoint-0 interrupt register

OTG_HS_DOEPTSIZ0: RWRegister<u32>

OTG_HS device endpoint-1 transfer size register

OTG_HS_DOEPCTL1: RWRegister<u32>

OTG device endpoint-1 control register

OTG_HS_DOEPINT1: RWRegister<u32>

OTG_HS device endpoint-1 interrupt register

OTG_HS_DOEPTSIZ1: RWRegister<u32>

OTG_HS device endpoint-2 transfer size register

OTG_HS_DOEPCTL2: RWRegister<u32>

OTG device endpoint-2 control register

OTG_HS_DOEPINT2: RWRegister<u32>

OTG_HS device endpoint-2 interrupt register

OTG_HS_DOEPTSIZ2: RWRegister<u32>

OTG_HS device endpoint-3 transfer size register

OTG_HS_DOEPCTL3: RWRegister<u32>

OTG device endpoint-3 control register

OTG_HS_DOEPINT3: RWRegister<u32>

OTG_HS device endpoint-3 interrupt register

OTG_HS_DOEPTSIZ3: RWRegister<u32>

OTG_HS device endpoint-4 transfer size register

OTG_HS_DOEPINT4: RWRegister<u32>

OTG_HS device endpoint-4 interrupt register

OTG_HS_DOEPTSIZ4: RWRegister<u32>

OTG_HS device endpoint-5 transfer size register

OTG_HS_DOEPINT5: RWRegister<u32>

OTG_HS device endpoint-5 interrupt register

OTG_HS_DOEPINT6: RWRegister<u32>

OTG_HS device endpoint-6 interrupt register

OTG_HS_DOEPINT7: RWRegister<u32>

OTG_HS device endpoint-7 interrupt register

Auto Trait Implementations

Blanket Implementations

Gets the TypeId of self. Read more

Immutably borrows from an owned value. Read more

Mutably borrows from an owned value. Read more

Performs the conversion.

Performs the conversion.

The type returned in the event of a conversion error.

Performs the conversion.

The type returned in the event of a conversion error.

Performs the conversion.