1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348
#![allow(non_snake_case, non_upper_case_globals)]
#![allow(non_camel_case_types)]
//! Basic-timers
//!
//! Used by: stm32f0x0, stm32f0x1, stm32f0x2, stm32f0x8
use crate::{RWRegister, WORegister};
#[cfg(not(feature = "nosync"))]
use core::marker::PhantomData;
/// control register 1
pub mod CR1 {
/// Auto-reload preload enable
pub mod ARPE {
/// Offset (7 bits)
pub const offset: u32 = 7;
/// Mask (1 bit: 1 << 7)
pub const mask: u32 = 1 << offset;
/// Read-only values (empty)
pub mod R {}
/// Write-only values (empty)
pub mod W {}
/// Read-write values
pub mod RW {
/// 0b0: TIMx_APRR register is not buffered
pub const Disabled: u32 = 0b0;
/// 0b1: TIMx_APRR register is buffered
pub const Enabled: u32 = 0b1;
}
}
/// One-pulse mode
pub mod OPM {
/// Offset (3 bits)
pub const offset: u32 = 3;
/// Mask (1 bit: 1 << 3)
pub const mask: u32 = 1 << offset;
/// Read-only values (empty)
pub mod R {}
/// Write-only values (empty)
pub mod W {}
/// Read-write values
pub mod RW {
/// 0b0: Counter is not stopped at update event
pub const Disabled: u32 = 0b0;
/// 0b1: Counter stops counting at the next update event (clearing the CEN bit)
pub const Enabled: u32 = 0b1;
}
}
/// Update request source
pub mod URS {
/// Offset (2 bits)
pub const offset: u32 = 2;
/// Mask (1 bit: 1 << 2)
pub const mask: u32 = 1 << offset;
/// Read-only values (empty)
pub mod R {}
/// Write-only values (empty)
pub mod W {}
/// Read-write values
pub mod RW {
/// 0b0: Any of counter overflow/underflow, setting UG, or update through slave mode, generates an update interrupt or DMA request
pub const AnyEvent: u32 = 0b0;
/// 0b1: Only counter overflow/underflow generates an update interrupt or DMA request
pub const CounterOnly: u32 = 0b1;
}
}
/// Update disable
pub mod UDIS {
/// Offset (1 bits)
pub const offset: u32 = 1;
/// Mask (1 bit: 1 << 1)
pub const mask: u32 = 1 << offset;
/// Read-only values (empty)
pub mod R {}
/// Write-only values (empty)
pub mod W {}
/// Read-write values
pub mod RW {
/// 0b0: Update event enabled
pub const Enabled: u32 = 0b0;
/// 0b1: Update event disabled
pub const Disabled: u32 = 0b1;
}
}
/// Counter enable
pub mod CEN {
/// Offset (0 bits)
pub const offset: u32 = 0;
/// Mask (1 bit: 1 << 0)
pub const mask: u32 = 1 << offset;
/// Read-only values (empty)
pub mod R {}
/// Write-only values (empty)
pub mod W {}
/// Read-write values
pub mod RW {
/// 0b0: Counter disabled
pub const Disabled: u32 = 0b0;
/// 0b1: Counter enabled
pub const Enabled: u32 = 0b1;
}
}
}
/// control register 2
pub mod CR2 {
/// Master mode selection
pub mod MMS {
/// Offset (4 bits)
pub const offset: u32 = 4;
/// Mask (3 bits: 0b111 << 4)
pub const mask: u32 = 0b111 << offset;
/// Read-only values (empty)
pub mod R {}
/// Write-only values (empty)
pub mod W {}
/// Read-write values
pub mod RW {
/// 0b000: Use UG bit from TIMx_EGR register
pub const Reset: u32 = 0b000;
/// 0b001: Use CNT bit from TIMx_CEN register
pub const Enable: u32 = 0b001;
/// 0b010: Use the update event
pub const Update: u32 = 0b010;
}
}
}
/// DMA/Interrupt enable register
pub mod DIER {
/// Update DMA request enable
pub mod UDE {
/// Offset (8 bits)
pub const offset: u32 = 8;
/// Mask (1 bit: 1 << 8)
pub const mask: u32 = 1 << offset;
/// Read-only values (empty)
pub mod R {}
/// Write-only values (empty)
pub mod W {}
/// Read-write values
pub mod RW {
/// 0b0: Update DMA request disabled
pub const Disabled: u32 = 0b0;
/// 0b1: Update DMA request enabled
pub const Enabled: u32 = 0b1;
}
}
/// Update interrupt enable
pub mod UIE {
/// Offset (0 bits)
pub const offset: u32 = 0;
/// Mask (1 bit: 1 << 0)
pub const mask: u32 = 1 << offset;
/// Read-only values (empty)
pub mod R {}
/// Write-only values (empty)
pub mod W {}
/// Read-write values
pub mod RW {
/// 0b0: Update interrupt disabled
pub const Disabled: u32 = 0b0;
/// 0b1: Update interrupt enabled
pub const Enabled: u32 = 0b1;
}
}
}
/// status register
pub mod SR {
/// Update interrupt flag
pub mod UIF {
/// Offset (0 bits)
pub const offset: u32 = 0;
/// Mask (1 bit: 1 << 0)
pub const mask: u32 = 1 << offset;
/// Read-only values (empty)
pub mod R {}
/// Write-only values (empty)
pub mod W {}
/// Read-write values
pub mod RW {
/// 0b0: No update occurred
pub const Clear: u32 = 0b0;
/// 0b1: Update interrupt pending.
pub const UpdatePending: u32 = 0b1;
}
}
}
/// event generation register
pub mod EGR {
/// Update generation
pub mod UG {
/// Offset (0 bits)
pub const offset: u32 = 0;
/// Mask (1 bit: 1 << 0)
pub const mask: u32 = 1 << offset;
/// Read-only values (empty)
pub mod R {}
/// Write-only values (empty)
pub mod W {}
/// Read-write values
pub mod RW {
/// 0b1: Re-initializes the timer counter and generates an update of the registers.
pub const Update: u32 = 0b1;
}
}
}
/// counter
pub mod CNT {
/// Low counter value
pub mod CNT {
/// Offset (0 bits)
pub const offset: u32 = 0;
/// Mask (16 bits: 0xffff << 0)
pub const mask: u32 = 0xffff << offset;
/// Read-only values (empty)
pub mod R {}
/// Write-only values (empty)
pub mod W {}
/// Read-write values (empty)
pub mod RW {}
}
}
/// prescaler
pub mod PSC {
/// Prescaler value
pub mod PSC {
/// Offset (0 bits)
pub const offset: u32 = 0;
/// Mask (16 bits: 0xffff << 0)
pub const mask: u32 = 0xffff << offset;
/// Read-only values (empty)
pub mod R {}
/// Write-only values (empty)
pub mod W {}
/// Read-write values (empty)
pub mod RW {}
}
}
/// auto-reload register
pub mod ARR {
/// Low Auto-reload value
pub mod ARR {
/// Offset (0 bits)
pub const offset: u32 = 0;
/// Mask (16 bits: 0xffff << 0)
pub const mask: u32 = 0xffff << offset;
/// Read-only values (empty)
pub mod R {}
/// Write-only values (empty)
pub mod W {}
/// Read-write values (empty)
pub mod RW {}
}
}
#[repr(C)]
pub struct RegisterBlock {
/// control register 1
pub CR1: RWRegister<u32>,
/// control register 2
pub CR2: RWRegister<u32>,
_reserved1: [u32; 1],
/// DMA/Interrupt enable register
pub DIER: RWRegister<u32>,
/// status register
pub SR: RWRegister<u32>,
/// event generation register
pub EGR: WORegister<u32>,
_reserved2: [u32; 3],
/// counter
pub CNT: RWRegister<u32>,
/// prescaler
pub PSC: RWRegister<u32>,
/// auto-reload register
pub ARR: RWRegister<u32>,
}
pub struct ResetValues {
pub CR1: u32,
pub CR2: u32,
pub DIER: u32,
pub SR: u32,
pub EGR: u32,
pub CNT: u32,
pub PSC: u32,
pub ARR: u32,
}
#[cfg(not(feature = "nosync"))]
pub struct Instance {
pub(crate) addr: u32,
pub(crate) _marker: PhantomData<*const RegisterBlock>,
}
#[cfg(not(feature = "nosync"))]
impl ::core::ops::Deref for Instance {
type Target = RegisterBlock;
#[inline(always)]
fn deref(&self) -> &RegisterBlock {
unsafe { &*(self.addr as *const _) }
}
}
#[cfg(feature = "rtic")]
unsafe impl Send for Instance {}