Expand description
Not reset by wakeup from Standby mode and Application reset (such as NRST, IWDG) but only reset by VDD POR. Access 6 wait states when writing this register. This register provides Write access security when enabled by TZEN register bit in Section10: Reset and clock control (RCC). When security is enabled a non-secure write access generates a bus error. Secure and non-secure read accesses are granted and return the register value. When a system reset occurs during the register write cycle the written data is not guaranteed.
Structs
Not reset by wakeup from Standby mode and Application reset (such as NRST, IWDG) but only reset by VDD POR. Access 6 wait states when writing this register. This register provides Write access security when enabled by TZEN register bit in Section10: Reset and clock control (RCC). When security is enabled a non-secure write access generates a bus error. Secure and non-secure read accesses are granted and return the register value. When a system reset occurs during the register write cycle the written data is not guaranteed.
Register PWR_CR3
reader
Register PWR_CR3
writer
Type Definitions
Field DDRRETEN
reader - DDRRETEN
Field DDRRETEN
writer - DDRRETEN
Field DDRSRDIS
reader - DDRSRDIS
Field DDRSRDIS
writer - DDRSRDIS
Field DDRSREN
reader - DDRSREN
Field DDRSREN
writer - DDRSREN
Field POPL
reader - POPL
Field POPL
writer - POPL
Field REG11EN
reader - REG11EN
Field REG11EN
writer - REG11EN
Field REG11RDY
reader - REG11RDY
Field REG18EN
reader - REG18EN
Field REG18EN
writer - REG18EN
Field REG18RDY
reader - REG18RDY
Field USB33DEN
reader - USB33DEN
Field USB33DEN
writer - USB33DEN
Field USB33RDY
reader - USB33RDY
Field VBE
reader - VBE
Field VBE
writer - VBE
Field VBRS
reader - VBRS
Field VBRS
writer - VBRS