pub struct R(_);
Expand description
Register SDMMC_CLKCR
reader
Implementations
sourceimpl R
impl R
sourcepub fn clkdiv(&self) -> CLKDIV_R
pub fn clkdiv(&self) -> CLKDIV_R
Bits 0:9 - Clock divide factor This bit can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0). This field defines the divide factor between the input clock (SDMMCCLK) and the output clock (SDMMC_CK): SDMMC_CK frequency = SDMMCCLK / [2 * CLKDIV]. 0xx: etc.. xxx: etc..
sourcepub fn pwrsav(&self) -> PWRSAV_R
pub fn pwrsav(&self) -> PWRSAV_R
Bit 12 - Power saving configuration bit This bit can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0) For power saving, the SDMMC_CK clock output can be disabled when the bus is idle by setting PWRSAV:
sourcepub fn widbus(&self) -> WIDBUS_R
pub fn widbus(&self) -> WIDBUS_R
Bits 14:15 - Wide bus mode enable bit This bit can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0)
sourcepub fn negedge(&self) -> NEGEDGE_R
pub fn negedge(&self) -> NEGEDGE_R
Bit 16 - SDMMC_CK dephasing selection bit for data and Command. This bit can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0). When clock division = 1 (CLKDIV = 0), this bit has no effect. Data and Command change on SDMMC_CK falling edge. When clock division >1 (CLKDIV > 0) & DDR = 0: - SDMMC_CK edge occurs on SDMMCCLK rising edge. When clock division >1 (CLKDIV > 0) & DDR = 1: - Data changed on the SDMMCCLK falling edge succeeding a SDMMC_CK edge. - SDMMC_CK edge occurs on SDMMCCLK rising edge. - Data changed on the SDMMC_CK falling edge succeeding a SDMMC_CK edge. - SDMMC_CK edge occurs on SDMMCCLK rising edge.
sourcepub fn hwfc_en(&self) -> HWFC_EN_R
pub fn hwfc_en(&self) -> HWFC_EN_R
Bit 17 - Hardware flow control enable This bit can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0) When Hardware flow control is enabled, the meaning of the TXFIFOE and RXFIFOF flags change, please see SDMMC status register definition in Section56.8.11.
sourcepub fn ddr(&self) -> DDR_R
pub fn ddr(&self) -> DDR_R
Bit 18 - Data rate signaling selection This bit can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0) DDR rate shall only be selected with 4-bit or 8-bit wide bus mode. (WIDBUS > 00). DDR = 1 has no effect when WIDBUS = 00 (1-bit wide bus). DDR rate shall only be selected with clock division >1. (CLKDIV > 0)
sourcepub fn busspeed(&self) -> BUSSPEED_R
pub fn busspeed(&self) -> BUSSPEED_R
Bit 19 - Bus speed mode selection between DS, HS, SDR12, SDR25 and SDR50, DDR50, SDR104. This bit can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0)
sourcepub fn selclkrx(&self) -> SELCLKRX_R
pub fn selclkrx(&self) -> SELCLKRX_R
Bits 20:21 - Receive clock selection. These bits can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0)
Methods from Deref<Target = R<SDMMC_CLKCR_SPEC>>
Trait Implementations
sourceimpl From<R<SDMMC_CLKCR_SPEC>> for R
impl From<R<SDMMC_CLKCR_SPEC>> for R
sourcefn from(reader: R<SDMMC_CLKCR_SPEC>) -> Self
fn from(reader: R<SDMMC_CLKCR_SPEC>) -> Self
Converts to this type from the input type.
Auto Trait Implementations
Blanket Implementations
sourceimpl<T> BorrowMut<T> for T where
T: ?Sized,
impl<T> BorrowMut<T> for T where
T: ?Sized,
const: unstable · sourcefn borrow_mut(&mut self) -> &mut T
fn borrow_mut(&mut self) -> &mut T
Mutably borrows from an owned value. Read more