1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136
#[doc = "Reader of register FMC_BWTR4"] pub type R = crate::R<u32, super::FMC_BWTR4>; #[doc = "Writer for register FMC_BWTR4"] pub type W = crate::W<u32, super::FMC_BWTR4>; #[doc = "Register FMC_BWTR4 `reset()`'s with value 0x0fff_ffff"] impl crate::ResetValue for super::FMC_BWTR4 { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0x0fff_ffff } } #[doc = "Reader of field `ADDSET`"] pub type ADDSET_R = crate::R<u8, u8>; #[doc = "Write proxy for field `ADDSET`"] pub struct ADDSET_W<'a> { w: &'a mut W, } impl<'a> ADDSET_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !0x0f) | ((value as u32) & 0x0f); self.w } } #[doc = "Reader of field `ADDHLD`"] pub type ADDHLD_R = crate::R<u8, u8>; #[doc = "Write proxy for field `ADDHLD`"] pub struct ADDHLD_W<'a> { w: &'a mut W, } impl<'a> ADDHLD_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x0f << 4)) | (((value as u32) & 0x0f) << 4); self.w } } #[doc = "Reader of field `DATAST`"] pub type DATAST_R = crate::R<u8, u8>; #[doc = "Write proxy for field `DATAST`"] pub struct DATAST_W<'a> { w: &'a mut W, } impl<'a> DATAST_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0xff << 8)) | (((value as u32) & 0xff) << 8); self.w } } #[doc = "Reader of field `BUSTURN`"] pub type BUSTURN_R = crate::R<u8, u8>; #[doc = "Write proxy for field `BUSTURN`"] pub struct BUSTURN_W<'a> { w: &'a mut W, } impl<'a> BUSTURN_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x0f << 16)) | (((value as u32) & 0x0f) << 16); self.w } } #[doc = "Reader of field `ACCMOD`"] pub type ACCMOD_R = crate::R<u8, u8>; #[doc = "Write proxy for field `ACCMOD`"] pub struct ACCMOD_W<'a> { w: &'a mut W, } impl<'a> ACCMOD_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x03 << 28)) | (((value as u32) & 0x03) << 28); self.w } } impl R { #[doc = "Bits 0:3 - Address setup phase duration. These bits are written by software to define the duration of the address setup phase in KCK_FMC cycles (refer to Figure81 to Figure93), used in asynchronous accesses: ... Note: In synchronous accesses, this value is not used, the address setup phase is always 1 Flash clock period duration. In muxed mode, the minimum ADDSET value is 1."] #[inline(always)] pub fn addset(&self) -> ADDSET_R { ADDSET_R::new((self.bits & 0x0f) as u8) } #[doc = "Bits 4:7 - Address-hold phase duration. These bits are written by software to define the duration of the address hold phase (refer to Figure81 to Figure93), used in asynchronous multiplexed accesses: ... Note: In synchronous NOR Flash accesses, this value is not used, the address hold phase is always 1 Flash clock period duration."] #[inline(always)] pub fn addhld(&self) -> ADDHLD_R { ADDHLD_R::new(((self.bits >> 4) & 0x0f) as u8) } #[doc = "Bits 8:15 - Data-phase duration. These bits are written by software to define the duration of the data phase (refer to Figure81 to Figure93), used in asynchronous SRAM, PSRAM and NOR Flash memory accesses:"] #[inline(always)] pub fn datast(&self) -> DATAST_R { DATAST_R::new(((self.bits >> 8) & 0xff) as u8) } #[doc = "Bits 16:19 - Bus turnaround phase duration These bits are written by software to add a delay at the end of a write transaction to match the minimum time between consecutive transactions (tEHEL from ENx high to ENx low): (BUSTRUN + 1) KCK_FMC period ≥ tEHELmin. The programmed bus turnaround delay is inserted between a an asynchronous write transfer and any other asynchronous /synchronous read or write transfer to or from a static bank. If a read operation is performed, the bank can be the same or a different one, whereas it must be different in case of write operation to the bank, except in muxed mode or mode D. In some cases, whatever the programmed BUSTRUN values, the bus turnaround delay is fixed as follows: The bus turnaround delay is not inserted between two consecutive asynchronous write transfers to the same static memory bank except for muxed mode and mode D. There is a bus turnaround delay of 2 FMC clock cycle between: Two consecutive synchronous write operations (in Burst or Single mode) to the same bank A synchronous write transfer ((in Burst or Single mode) and an asynchronous write or read transfer to or from static memory bank. There is a bus turnaround delay of 3 FMC clock cycle between: Two consecutive synchronous write operations (in Burst or Single mode) to different static banks. A synchronous write transfer (in Burst or Single mode) and a synchronous read from the same or a different bank. ..."] #[inline(always)] pub fn busturn(&self) -> BUSTURN_R { BUSTURN_R::new(((self.bits >> 16) & 0x0f) as u8) } #[doc = "Bits 28:29 - Access mode. These bits specify the asynchronous access modes as shown in the next timing diagrams.These bits are taken into account only when the EXTMOD bit in the FMC_BCRx register is 1."] #[inline(always)] pub fn accmod(&self) -> ACCMOD_R { ACCMOD_R::new(((self.bits >> 28) & 0x03) as u8) } } impl W { #[doc = "Bits 0:3 - Address setup phase duration. These bits are written by software to define the duration of the address setup phase in KCK_FMC cycles (refer to Figure81 to Figure93), used in asynchronous accesses: ... Note: In synchronous accesses, this value is not used, the address setup phase is always 1 Flash clock period duration. In muxed mode, the minimum ADDSET value is 1."] #[inline(always)] pub fn addset(&mut self) -> ADDSET_W { ADDSET_W { w: self } } #[doc = "Bits 4:7 - Address-hold phase duration. These bits are written by software to define the duration of the address hold phase (refer to Figure81 to Figure93), used in asynchronous multiplexed accesses: ... Note: In synchronous NOR Flash accesses, this value is not used, the address hold phase is always 1 Flash clock period duration."] #[inline(always)] pub fn addhld(&mut self) -> ADDHLD_W { ADDHLD_W { w: self } } #[doc = "Bits 8:15 - Data-phase duration. These bits are written by software to define the duration of the data phase (refer to Figure81 to Figure93), used in asynchronous SRAM, PSRAM and NOR Flash memory accesses:"] #[inline(always)] pub fn datast(&mut self) -> DATAST_W { DATAST_W { w: self } } #[doc = "Bits 16:19 - Bus turnaround phase duration These bits are written by software to add a delay at the end of a write transaction to match the minimum time between consecutive transactions (tEHEL from ENx high to ENx low): (BUSTRUN + 1) KCK_FMC period ≥ tEHELmin. The programmed bus turnaround delay is inserted between a an asynchronous write transfer and any other asynchronous /synchronous read or write transfer to or from a static bank. If a read operation is performed, the bank can be the same or a different one, whereas it must be different in case of write operation to the bank, except in muxed mode or mode D. In some cases, whatever the programmed BUSTRUN values, the bus turnaround delay is fixed as follows: The bus turnaround delay is not inserted between two consecutive asynchronous write transfers to the same static memory bank except for muxed mode and mode D. There is a bus turnaround delay of 2 FMC clock cycle between: Two consecutive synchronous write operations (in Burst or Single mode) to the same bank A synchronous write transfer ((in Burst or Single mode) and an asynchronous write or read transfer to or from static memory bank. There is a bus turnaround delay of 3 FMC clock cycle between: Two consecutive synchronous write operations (in Burst or Single mode) to different static banks. A synchronous write transfer (in Burst or Single mode) and a synchronous read from the same or a different bank. ..."] #[inline(always)] pub fn busturn(&mut self) -> BUSTURN_W { BUSTURN_W { w: self } } #[doc = "Bits 28:29 - Access mode. These bits specify the asynchronous access modes as shown in the next timing diagrams.These bits are taken into account only when the EXTMOD bit in the FMC_BCRx register is 1."] #[inline(always)] pub fn accmod(&mut self) -> ACCMOD_W { ACCMOD_W { w: self } } }