1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554
#[doc = "Reader of register FMC_BCR3"] pub type R = crate::R<u32, super::FMC_BCR3>; #[doc = "Writer for register FMC_BCR3"] pub type W = crate::W<u32, super::FMC_BCR3>; #[doc = "Register FMC_BCR3 `reset()`'s with value 0x30d2"] impl crate::ResetValue for super::FMC_BCR3 { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0x30d2 } } #[doc = "Reader of field `MBKEN`"] pub type MBKEN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `MBKEN`"] pub struct MBKEN_W<'a> { w: &'a mut W, } impl<'a> MBKEN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !0x01) | ((value as u32) & 0x01); self.w } } #[doc = "Reader of field `MUXEN`"] pub type MUXEN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `MUXEN`"] pub struct MUXEN_W<'a> { w: &'a mut W, } impl<'a> MUXEN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 1)) | (((value as u32) & 0x01) << 1); self.w } } #[doc = "Reader of field `MTYP`"] pub type MTYP_R = crate::R<u8, u8>; #[doc = "Write proxy for field `MTYP`"] pub struct MTYP_W<'a> { w: &'a mut W, } impl<'a> MTYP_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x03 << 2)) | (((value as u32) & 0x03) << 2); self.w } } #[doc = "Reader of field `MWID`"] pub type MWID_R = crate::R<u8, u8>; #[doc = "Write proxy for field `MWID`"] pub struct MWID_W<'a> { w: &'a mut W, } impl<'a> MWID_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x03 << 4)) | (((value as u32) & 0x03) << 4); self.w } } #[doc = "Reader of field `FACCEN`"] pub type FACCEN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `FACCEN`"] pub struct FACCEN_W<'a> { w: &'a mut W, } impl<'a> FACCEN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 6)) | (((value as u32) & 0x01) << 6); self.w } } #[doc = "Reader of field `BURSTEN`"] pub type BURSTEN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `BURSTEN`"] pub struct BURSTEN_W<'a> { w: &'a mut W, } impl<'a> BURSTEN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 8)) | (((value as u32) & 0x01) << 8); self.w } } #[doc = "Reader of field `WAITPOL`"] pub type WAITPOL_R = crate::R<bool, bool>; #[doc = "Write proxy for field `WAITPOL`"] pub struct WAITPOL_W<'a> { w: &'a mut W, } impl<'a> WAITPOL_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 9)) | (((value as u32) & 0x01) << 9); self.w } } #[doc = "Reader of field `WAITCFG`"] pub type WAITCFG_R = crate::R<bool, bool>; #[doc = "Write proxy for field `WAITCFG`"] pub struct WAITCFG_W<'a> { w: &'a mut W, } impl<'a> WAITCFG_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 11)) | (((value as u32) & 0x01) << 11); self.w } } #[doc = "Reader of field `WREN`"] pub type WREN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `WREN`"] pub struct WREN_W<'a> { w: &'a mut W, } impl<'a> WREN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 12)) | (((value as u32) & 0x01) << 12); self.w } } #[doc = "Reader of field `WAITEN`"] pub type WAITEN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `WAITEN`"] pub struct WAITEN_W<'a> { w: &'a mut W, } impl<'a> WAITEN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 13)) | (((value as u32) & 0x01) << 13); self.w } } #[doc = "Reader of field `EXTMOD`"] pub type EXTMOD_R = crate::R<bool, bool>; #[doc = "Write proxy for field `EXTMOD`"] pub struct EXTMOD_W<'a> { w: &'a mut W, } impl<'a> EXTMOD_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 14)) | (((value as u32) & 0x01) << 14); self.w } } #[doc = "Reader of field `ASYNCWAIT`"] pub type ASYNCWAIT_R = crate::R<bool, bool>; #[doc = "Write proxy for field `ASYNCWAIT`"] pub struct ASYNCWAIT_W<'a> { w: &'a mut W, } impl<'a> ASYNCWAIT_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 15)) | (((value as u32) & 0x01) << 15); self.w } } #[doc = "Reader of field `CPSIZE`"] pub type CPSIZE_R = crate::R<u8, u8>; #[doc = "Write proxy for field `CPSIZE`"] pub struct CPSIZE_W<'a> { w: &'a mut W, } impl<'a> CPSIZE_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x07 << 16)) | (((value as u32) & 0x07) << 16); self.w } } #[doc = "Reader of field `CBURSTRW`"] pub type CBURSTRW_R = crate::R<bool, bool>; #[doc = "Write proxy for field `CBURSTRW`"] pub struct CBURSTRW_W<'a> { w: &'a mut W, } impl<'a> CBURSTRW_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 19)) | (((value as u32) & 0x01) << 19); self.w } } #[doc = "Reader of field `CCLKEN`"] pub type CCLKEN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `CCLKEN`"] pub struct CCLKEN_W<'a> { w: &'a mut W, } impl<'a> CCLKEN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 20)) | (((value as u32) & 0x01) << 20); self.w } } #[doc = "Reader of field `WFDIS`"] pub type WFDIS_R = crate::R<bool, bool>; #[doc = "Write proxy for field `WFDIS`"] pub struct WFDIS_W<'a> { w: &'a mut W, } impl<'a> WFDIS_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 21)) | (((value as u32) & 0x01) << 21); self.w } } #[doc = "Reader of field `NBLSET`"] pub type NBLSET_R = crate::R<u8, u8>; #[doc = "Write proxy for field `NBLSET`"] pub struct NBLSET_W<'a> { w: &'a mut W, } impl<'a> NBLSET_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x03 << 22)) | (((value as u32) & 0x03) << 22); self.w } } impl R { #[doc = "Bit 0 - Memory bank enable bit This bit enables the memory bank. After reset Bank1 is enabled, all others are disabled. Accessing a disabled bank causes an ERROR on AXI bus."] #[inline(always)] pub fn mbken(&self) -> MBKEN_R { MBKEN_R::new((self.bits & 0x01) != 0) } #[doc = "Bit 1 - Address/data multiplexing enable bit When this bit is set, the address and data values are multiplexed on the data bus, valid only with NOR and PSRAM memories:"] #[inline(always)] pub fn muxen(&self) -> MUXEN_R { MUXEN_R::new(((self.bits >> 1) & 0x01) != 0) } #[doc = "Bits 2:3 - Memory type These bits define the type of external memory attached to the corresponding memory bank:"] #[inline(always)] pub fn mtyp(&self) -> MTYP_R { MTYP_R::new(((self.bits >> 2) & 0x03) as u8) } #[doc = "Bits 4:5 - Memory data bus width Defines the external memory device width, valid for all type of memories."] #[inline(always)] pub fn mwid(&self) -> MWID_R { MWID_R::new(((self.bits >> 4) & 0x03) as u8) } #[doc = "Bit 6 - Flash access enable This bit enables NOR Flash memory access operations."] #[inline(always)] pub fn faccen(&self) -> FACCEN_R { FACCEN_R::new(((self.bits >> 6) & 0x01) != 0) } #[doc = "Bit 8 - Burst enable bit This bit enables/disables synchronous accesses during read operations. It is valid only for synchronous memories operating in Burst mode:"] #[inline(always)] pub fn bursten(&self) -> BURSTEN_R { BURSTEN_R::new(((self.bits >> 8) & 0x01) != 0) } #[doc = "Bit 9 - Wait signal polarity bit This bit defines the polarity of the wait signal from memory used for either in synchronous or asynchronous mode:"] #[inline(always)] pub fn waitpol(&self) -> WAITPOL_R { WAITPOL_R::new(((self.bits >> 9) & 0x01) != 0) } #[doc = "Bit 11 - Wait timing configuration The NWAIT signal indicates whether the data from the memory are valid or if a wait state must be inserted when accessing the memory in synchronous mode. This configuration bit determines if NWAIT is asserted by the memory one clock cycle before the wait state or during the wait state:"] #[inline(always)] pub fn waitcfg(&self) -> WAITCFG_R { WAITCFG_R::new(((self.bits >> 11) & 0x01) != 0) } #[doc = "Bit 12 - Write enable bit This bit indicates whether write operations are enabled/disabled in the bank by the FMC:"] #[inline(always)] pub fn wren(&self) -> WREN_R { WREN_R::new(((self.bits >> 12) & 0x01) != 0) } #[doc = "Bit 13 - Wait enable bit This bit enables/disables wait-state insertion via the NWAIT signal when accessing the memory in synchronous mode."] #[inline(always)] pub fn waiten(&self) -> WAITEN_R { WAITEN_R::new(((self.bits >> 13) & 0x01) != 0) } #[doc = "Bit 14 - Extended mode enable. This bit enables the FMC to program the write timings for asynchronous accesses inside the FMC_BWTR register, thus resulting in different timings for read and write operations. Note: When the extended mode is disabled, the FMC can operate in Mode1 or Mode2 as follows: ** Mode 1 is the default mode when the SRAM/PSRAM memory type is selected (MTYP =0x0 or 0x01) ** Mode 2 is the default mode when the NOR memory type is selected (MTYP = 0x10)."] #[inline(always)] pub fn extmod(&self) -> EXTMOD_R { EXTMOD_R::new(((self.bits >> 14) & 0x01) != 0) } #[doc = "Bit 15 - Wait signal during asynchronous transfers This bit enables/disables the FMC to use the wait signal even during an asynchronous protocol."] #[inline(always)] pub fn asyncwait(&self) -> ASYNCWAIT_R { ASYNCWAIT_R::new(((self.bits >> 15) & 0x01) != 0) } #[doc = "Bits 16:18 - CRAM Page Size These are used for Cellular RAM 1.5 which does not allow burst access to cross the address boundaries between pages. When these bits are configured, the FMC controller splits automatically the burst access when the memory page size is reached (refer to memory datasheet for page size). Other configuration: reserved."] #[inline(always)] pub fn cpsize(&self) -> CPSIZE_R { CPSIZE_R::new(((self.bits >> 16) & 0x07) as u8) } #[doc = "Bit 19 - Write burst enable For PSRAM (CRAM) operating in Burst mode, the bit enables synchronous accesses during write operations. The enable bit for synchronous read accesses is the BURSTEN bit in the FMC_BCRx register."] #[inline(always)] pub fn cburstrw(&self) -> CBURSTRW_R { CBURSTRW_R::new(((self.bits >> 19) & 0x01) != 0) } #[doc = "Bit 20 - Continuous Clock Enable This bit enables the FMC_CLK clock output to external memory devices. Note: The CCLKEN bit of the FMC_BCR2..4 registers is dont care. It is only enabled through the FMC_BCR1 register. Bank 1 must be configured in synchronous mode to generate the FMC_CLK continuous clock. If CCLKEN bit is set, the FMC_CLK clock ratio is specified by CLKDIV value in the FMC_BTR1 register. CLKDIV in FMC_BWTR1 is dont care. If the synchronous mode is used and CCLKEN bit is set, the synchronous memories connected to other banks than Bank 1 are clocked by the same clock (the CLKDIV value in the FMC_BTR2..4 and FMC_BWTR2..4 registers for other banks has no effect.)"] #[inline(always)] pub fn cclken(&self) -> CCLKEN_R { CCLKEN_R::new(((self.bits >> 20) & 0x01) != 0) } #[doc = "Bit 21 - Write FIFO Disable This bit disables the Write FIFO used by the FMC controller. Note: The WFDIS bit of the FMC_BCR2..4 registers is dont care. It is only enabled through the FMC_BCR1 register."] #[inline(always)] pub fn wfdis(&self) -> WFDIS_R { WFDIS_R::new(((self.bits >> 21) & 0x01) != 0) } #[doc = "Bits 22:23 - NBLSET"] #[inline(always)] pub fn nblset(&self) -> NBLSET_R { NBLSET_R::new(((self.bits >> 22) & 0x03) as u8) } } impl W { #[doc = "Bit 0 - Memory bank enable bit This bit enables the memory bank. After reset Bank1 is enabled, all others are disabled. Accessing a disabled bank causes an ERROR on AXI bus."] #[inline(always)] pub fn mbken(&mut self) -> MBKEN_W { MBKEN_W { w: self } } #[doc = "Bit 1 - Address/data multiplexing enable bit When this bit is set, the address and data values are multiplexed on the data bus, valid only with NOR and PSRAM memories:"] #[inline(always)] pub fn muxen(&mut self) -> MUXEN_W { MUXEN_W { w: self } } #[doc = "Bits 2:3 - Memory type These bits define the type of external memory attached to the corresponding memory bank:"] #[inline(always)] pub fn mtyp(&mut self) -> MTYP_W { MTYP_W { w: self } } #[doc = "Bits 4:5 - Memory data bus width Defines the external memory device width, valid for all type of memories."] #[inline(always)] pub fn mwid(&mut self) -> MWID_W { MWID_W { w: self } } #[doc = "Bit 6 - Flash access enable This bit enables NOR Flash memory access operations."] #[inline(always)] pub fn faccen(&mut self) -> FACCEN_W { FACCEN_W { w: self } } #[doc = "Bit 8 - Burst enable bit This bit enables/disables synchronous accesses during read operations. It is valid only for synchronous memories operating in Burst mode:"] #[inline(always)] pub fn bursten(&mut self) -> BURSTEN_W { BURSTEN_W { w: self } } #[doc = "Bit 9 - Wait signal polarity bit This bit defines the polarity of the wait signal from memory used for either in synchronous or asynchronous mode:"] #[inline(always)] pub fn waitpol(&mut self) -> WAITPOL_W { WAITPOL_W { w: self } } #[doc = "Bit 11 - Wait timing configuration The NWAIT signal indicates whether the data from the memory are valid or if a wait state must be inserted when accessing the memory in synchronous mode. This configuration bit determines if NWAIT is asserted by the memory one clock cycle before the wait state or during the wait state:"] #[inline(always)] pub fn waitcfg(&mut self) -> WAITCFG_W { WAITCFG_W { w: self } } #[doc = "Bit 12 - Write enable bit This bit indicates whether write operations are enabled/disabled in the bank by the FMC:"] #[inline(always)] pub fn wren(&mut self) -> WREN_W { WREN_W { w: self } } #[doc = "Bit 13 - Wait enable bit This bit enables/disables wait-state insertion via the NWAIT signal when accessing the memory in synchronous mode."] #[inline(always)] pub fn waiten(&mut self) -> WAITEN_W { WAITEN_W { w: self } } #[doc = "Bit 14 - Extended mode enable. This bit enables the FMC to program the write timings for asynchronous accesses inside the FMC_BWTR register, thus resulting in different timings for read and write operations. Note: When the extended mode is disabled, the FMC can operate in Mode1 or Mode2 as follows: ** Mode 1 is the default mode when the SRAM/PSRAM memory type is selected (MTYP =0x0 or 0x01) ** Mode 2 is the default mode when the NOR memory type is selected (MTYP = 0x10)."] #[inline(always)] pub fn extmod(&mut self) -> EXTMOD_W { EXTMOD_W { w: self } } #[doc = "Bit 15 - Wait signal during asynchronous transfers This bit enables/disables the FMC to use the wait signal even during an asynchronous protocol."] #[inline(always)] pub fn asyncwait(&mut self) -> ASYNCWAIT_W { ASYNCWAIT_W { w: self } } #[doc = "Bits 16:18 - CRAM Page Size These are used for Cellular RAM 1.5 which does not allow burst access to cross the address boundaries between pages. When these bits are configured, the FMC controller splits automatically the burst access when the memory page size is reached (refer to memory datasheet for page size). Other configuration: reserved."] #[inline(always)] pub fn cpsize(&mut self) -> CPSIZE_W { CPSIZE_W { w: self } } #[doc = "Bit 19 - Write burst enable For PSRAM (CRAM) operating in Burst mode, the bit enables synchronous accesses during write operations. The enable bit for synchronous read accesses is the BURSTEN bit in the FMC_BCRx register."] #[inline(always)] pub fn cburstrw(&mut self) -> CBURSTRW_W { CBURSTRW_W { w: self } } #[doc = "Bit 20 - Continuous Clock Enable This bit enables the FMC_CLK clock output to external memory devices. Note: The CCLKEN bit of the FMC_BCR2..4 registers is dont care. It is only enabled through the FMC_BCR1 register. Bank 1 must be configured in synchronous mode to generate the FMC_CLK continuous clock. If CCLKEN bit is set, the FMC_CLK clock ratio is specified by CLKDIV value in the FMC_BTR1 register. CLKDIV in FMC_BWTR1 is dont care. If the synchronous mode is used and CCLKEN bit is set, the synchronous memories connected to other banks than Bank 1 are clocked by the same clock (the CLKDIV value in the FMC_BTR2..4 and FMC_BWTR2..4 registers for other banks has no effect.)"] #[inline(always)] pub fn cclken(&mut self) -> CCLKEN_W { CCLKEN_W { w: self } } #[doc = "Bit 21 - Write FIFO Disable This bit disables the Write FIFO used by the FMC controller. Note: The WFDIS bit of the FMC_BCR2..4 registers is dont care. It is only enabled through the FMC_BCR1 register."] #[inline(always)] pub fn wfdis(&mut self) -> WFDIS_W { WFDIS_W { w: self } } #[doc = "Bits 22:23 - NBLSET"] #[inline(always)] pub fn nblset(&mut self) -> NBLSET_W { NBLSET_W { w: self } } }