1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64
#[doc = "Reader of register DAC_MCR"] pub type R = crate::R<u32, super::DAC_MCR>; #[doc = "Writer for register DAC_MCR"] pub type W = crate::W<u32, super::DAC_MCR>; #[doc = "Register DAC_MCR `reset()`'s with value 0"] impl crate::ResetValue for super::DAC_MCR { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Reader of field `MODE1`"] pub type MODE1_R = crate::R<u8, u8>; #[doc = "Write proxy for field `MODE1`"] pub struct MODE1_W<'a> { w: &'a mut W, } impl<'a> MODE1_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !0x07) | ((value as u32) & 0x07); self.w } } #[doc = "Reader of field `MODE2`"] pub type MODE2_R = crate::R<u8, u8>; #[doc = "Write proxy for field `MODE2`"] pub struct MODE2_W<'a> { w: &'a mut W, } impl<'a> MODE2_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x07 << 16)) | (((value as u32) & 0x07) << 16); self.w } } impl R { #[doc = "Bits 0:2 - DAC Channel 1 mode These bits can be written only when the DAC is disabled and not in the calibration mode (when bit EN1=0 and bit CEN1 =0 in the DAC_CR register). If EN1=1 or CEN1 =1 the write operation is ignored. They can be set and cleared by software to select the DAC Channel 1 mode: DAC Channel 1 in normal Mode DAC Channel 1 in sample & hold mode"] #[inline(always)] pub fn mode1(&self) -> MODE1_R { MODE1_R::new((self.bits & 0x07) as u8) } #[doc = "Bits 16:18 - DAC Channel 2 mode These bits can be written only when the DAC is disabled and not in the calibration mode (when bit EN2=0 and bit CEN2 =0 in the DAC_CR register). If EN2=1 or CEN2 =1 the write operation is ignored. They can be set and cleared by software to select the DAC Channel 2 mode: DAC Channel 2 in normal Mode DAC Channel 2 in sample & hold mode"] #[inline(always)] pub fn mode2(&self) -> MODE2_R { MODE2_R::new(((self.bits >> 16) & 0x07) as u8) } } impl W { #[doc = "Bits 0:2 - DAC Channel 1 mode These bits can be written only when the DAC is disabled and not in the calibration mode (when bit EN1=0 and bit CEN1 =0 in the DAC_CR register). If EN1=1 or CEN1 =1 the write operation is ignored. They can be set and cleared by software to select the DAC Channel 1 mode: DAC Channel 1 in normal Mode DAC Channel 1 in sample & hold mode"] #[inline(always)] pub fn mode1(&mut self) -> MODE1_W { MODE1_W { w: self } } #[doc = "Bits 16:18 - DAC Channel 2 mode These bits can be written only when the DAC is disabled and not in the calibration mode (when bit EN2=0 and bit CEN2 =0 in the DAC_CR register). If EN2=1 or CEN2 =1 the write operation is ignored. They can be set and cleared by software to select the DAC Channel 2 mode: DAC Channel 2 in normal Mode DAC Channel 2 in sample & hold mode"] #[inline(always)] pub fn mode2(&mut self) -> MODE2_W { MODE2_W { w: self } } }