1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189
#[doc = r"Value read from the register"] pub struct R { bits: u32, } #[doc = r"Value to write to the register"] pub struct W { bits: u32, } impl super::OR1 { #[doc = r"Modifies the contents of the register"] #[inline(always)] pub fn modify<F>(&self, f: F) where for<'w> F: FnOnce(&R, &'w mut W) -> &'w mut W, { let bits = self.register.get(); self.register.set(f(&R { bits }, &mut W { bits }).bits); } #[doc = r"Reads the contents of the register"] #[inline(always)] pub fn read(&self) -> R { R { bits: self.register.get(), } } #[doc = r"Writes to the register"] #[inline(always)] pub fn write<F>(&self, f: F) where F: FnOnce(&mut W) -> &mut W, { self.register.set( f(&mut W { bits: Self::reset_value(), }) .bits, ); } #[doc = r"Reset value of the register"] #[inline(always)] pub const fn reset_value() -> u32 { 0 } #[doc = r"Writes the reset value to the register"] #[inline(always)] pub fn reset(&self) { self.register.set(Self::reset_value()) } } #[doc = r"Value of the field"] pub struct ETR_ADC2_RMPR { bits: u8, } impl ETR_ADC2_RMPR { #[doc = r"Value of the field as raw bits"] #[inline(always)] pub fn bits(&self) -> u8 { self.bits } } #[doc = r"Proxy"] pub struct _ETR_ADC2_RMPW<'a> { w: &'a mut W, } impl<'a> _ETR_ADC2_RMPW<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits &= !(0x03 << 0); self.w.bits |= ((value as u32) & 0x03) << 0; self.w } } #[doc = r"Value of the field"] pub struct ETR_ADC3_RMPR { bits: u8, } impl ETR_ADC3_RMPR { #[doc = r"Value of the field as raw bits"] #[inline(always)] pub fn bits(&self) -> u8 { self.bits } } #[doc = r"Proxy"] pub struct _ETR_ADC3_RMPW<'a> { w: &'a mut W, } impl<'a> _ETR_ADC3_RMPW<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits &= !(0x03 << 2); self.w.bits |= ((value as u32) & 0x03) << 2; self.w } } #[doc = r"Value of the field"] pub struct TI1_RMPR { bits: bool, } impl TI1_RMPR { #[doc = r"Value of the field as raw bits"] #[inline(always)] pub fn bit(&self) -> bool { self.bits } #[doc = r"Returns `true` if the bit is clear (0)"] #[inline(always)] pub fn bit_is_clear(&self) -> bool { !self.bit() } #[doc = r"Returns `true` if the bit is set (1)"] #[inline(always)] pub fn bit_is_set(&self) -> bool { self.bit() } } #[doc = r"Proxy"] pub struct _TI1_RMPW<'a> { w: &'a mut W, } impl<'a> _TI1_RMPW<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits &= !(0x01 << 4); self.w.bits |= ((value as u32) & 0x01) << 4; self.w } } impl R { #[doc = r"Value of the register as raw bits"] #[inline(always)] pub fn bits(&self) -> u32 { self.bits } #[doc = "Bits 0:1 - External trigger remap on ADC2 analog watchdog"] #[inline(always)] pub fn etr_adc2_rmp(&self) -> ETR_ADC2_RMPR { let bits = ((self.bits >> 0) & 0x03) as u8; ETR_ADC2_RMPR { bits } } #[doc = "Bits 2:3 - External trigger remap on ADC3 analog watchdog"] #[inline(always)] pub fn etr_adc3_rmp(&self) -> ETR_ADC3_RMPR { let bits = ((self.bits >> 2) & 0x03) as u8; ETR_ADC3_RMPR { bits } } #[doc = "Bit 4 - Input Capture 1 remap"] #[inline(always)] pub fn ti1_rmp(&self) -> TI1_RMPR { let bits = ((self.bits >> 4) & 0x01) != 0; TI1_RMPR { bits } } } impl W { #[doc = r"Writes raw bits to the register"] #[inline(always)] pub unsafe fn bits(&mut self, bits: u32) -> &mut Self { self.bits = bits; self } #[doc = "Bits 0:1 - External trigger remap on ADC2 analog watchdog"] #[inline(always)] pub fn etr_adc2_rmp(&mut self) -> _ETR_ADC2_RMPW { _ETR_ADC2_RMPW { w: self } } #[doc = "Bits 2:3 - External trigger remap on ADC3 analog watchdog"] #[inline(always)] pub fn etr_adc3_rmp(&mut self) -> _ETR_ADC3_RMPW { _ETR_ADC3_RMPW { w: self } } #[doc = "Bit 4 - Input Capture 1 remap"] #[inline(always)] pub fn ti1_rmp(&mut self) -> _TI1_RMPW { _TI1_RMPW { w: self } } }