[−][src]Type Definition stm32l0::stm32l0x3::rcc::cr::R
type R = R<u32, CR>;
Reader of register CR
Methods
impl R
[src]
pub fn pllrdy(&self) -> PLLRDY_R
[src]
Bit 25 - PLL clock ready flag
pub fn pllon(&self) -> PLLON_R
[src]
Bit 24 - PLL enable bit
pub fn rtcpre(&self) -> RTCPRE_R
[src]
Bits 20:21 - TC/LCD prescaler
pub fn csshseon(&self) -> CSSHSEON_R
[src]
Bit 19 - Clock security system on HSE enable bit
pub fn hsebyp(&self) -> HSEBYP_R
[src]
Bit 18 - HSE clock bypass bit
pub fn hserdy(&self) -> HSERDY_R
[src]
Bit 17 - HSE clock ready flag
pub fn hseon(&self) -> HSEON_R
[src]
Bit 16 - HSE clock enable bit
pub fn msirdy(&self) -> MSIRDY_R
[src]
Bit 9 - MSI clock ready flag
pub fn msion(&self) -> MSION_R
[src]
Bit 8 - MSI clock enable bit
pub fn hsi16divf(&self) -> HSI16DIVF_R
[src]
Bit 4 - HSI16DIVF
pub fn hsi16diven(&self) -> HSI16DIVEN_R
[src]
Bit 3 - HSI16DIVEN
pub fn hsi16rdyf(&self) -> HSI16RDYF_R
[src]
Bit 2 - Internal high-speed clock ready flag
pub fn hsi16keron(&self) -> HSI16KERON_R
[src]
Bit 1 - High-speed internal clock enable bit for some IP kernels
pub fn hsi16on(&self) -> HSI16ON_R
[src]
Bit 0 - 16 MHz high-speed internal clock enable
pub fn hsi16outen(&self) -> HSI16OUTEN_R
[src]
Bit 5 - 16 MHz high-speed internal clock output enable