1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179
#[doc = "Reader of register SMPR"] pub type R = crate::R<u32, super::SMPR>; #[doc = "Writer for register SMPR"] pub type W = crate::W<u32, super::SMPR>; #[doc = "Register SMPR `reset()`'s with value 0"] impl crate::ResetValue for super::SMPR { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Sampling time selection\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum SMP_A { #[doc = "0: 1.5 ADC clock cycles"] CYCLES1_5, #[doc = "1: 3.5 ADC clock cycles"] CYCLES3_5, #[doc = "2: 7.5 ADC clock cycles"] CYCLES7_5, #[doc = "3: 12.5 ADC clock cycles"] CYCLES12_5, #[doc = "4: 19.5 ADC clock cycles"] CYCLES19_5, #[doc = "5: 39.5 ADC clock cycles"] CYCLES39_5, #[doc = "6: 79.5 ADC clock cycles"] CYCLES79_5, #[doc = "7: 160.5 ADC clock cycles"] CYCLES160_5, } impl From<SMP_A> for u8 { #[inline(always)] fn from(variant: SMP_A) -> Self { match variant { SMP_A::CYCLES1_5 => 0, SMP_A::CYCLES3_5 => 1, SMP_A::CYCLES7_5 => 2, SMP_A::CYCLES12_5 => 3, SMP_A::CYCLES19_5 => 4, SMP_A::CYCLES39_5 => 5, SMP_A::CYCLES79_5 => 6, SMP_A::CYCLES160_5 => 7, } } } #[doc = "Reader of field `SMP`"] pub type SMP_R = crate::R<u8, SMP_A>; impl SMP_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> SMP_A { match self.bits { 0 => SMP_A::CYCLES1_5, 1 => SMP_A::CYCLES3_5, 2 => SMP_A::CYCLES7_5, 3 => SMP_A::CYCLES12_5, 4 => SMP_A::CYCLES19_5, 5 => SMP_A::CYCLES39_5, 6 => SMP_A::CYCLES79_5, 7 => SMP_A::CYCLES160_5, _ => unreachable!(), } } #[doc = "Checks if the value of the field is `CYCLES1_5`"] #[inline(always)] pub fn is_cycles1_5(&self) -> bool { *self == SMP_A::CYCLES1_5 } #[doc = "Checks if the value of the field is `CYCLES3_5`"] #[inline(always)] pub fn is_cycles3_5(&self) -> bool { *self == SMP_A::CYCLES3_5 } #[doc = "Checks if the value of the field is `CYCLES7_5`"] #[inline(always)] pub fn is_cycles7_5(&self) -> bool { *self == SMP_A::CYCLES7_5 } #[doc = "Checks if the value of the field is `CYCLES12_5`"] #[inline(always)] pub fn is_cycles12_5(&self) -> bool { *self == SMP_A::CYCLES12_5 } #[doc = "Checks if the value of the field is `CYCLES19_5`"] #[inline(always)] pub fn is_cycles19_5(&self) -> bool { *self == SMP_A::CYCLES19_5 } #[doc = "Checks if the value of the field is `CYCLES39_5`"] #[inline(always)] pub fn is_cycles39_5(&self) -> bool { *self == SMP_A::CYCLES39_5 } #[doc = "Checks if the value of the field is `CYCLES79_5`"] #[inline(always)] pub fn is_cycles79_5(&self) -> bool { *self == SMP_A::CYCLES79_5 } #[doc = "Checks if the value of the field is `CYCLES160_5`"] #[inline(always)] pub fn is_cycles160_5(&self) -> bool { *self == SMP_A::CYCLES160_5 } } #[doc = "Write proxy for field `SMP`"] pub struct SMP_W<'a> { w: &'a mut W, } impl<'a> SMP_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: SMP_A) -> &'a mut W { { self.bits(variant.into()) } } #[doc = "1.5 ADC clock cycles"] #[inline(always)] pub fn cycles1_5(self) -> &'a mut W { self.variant(SMP_A::CYCLES1_5) } #[doc = "3.5 ADC clock cycles"] #[inline(always)] pub fn cycles3_5(self) -> &'a mut W { self.variant(SMP_A::CYCLES3_5) } #[doc = "7.5 ADC clock cycles"] #[inline(always)] pub fn cycles7_5(self) -> &'a mut W { self.variant(SMP_A::CYCLES7_5) } #[doc = "12.5 ADC clock cycles"] #[inline(always)] pub fn cycles12_5(self) -> &'a mut W { self.variant(SMP_A::CYCLES12_5) } #[doc = "19.5 ADC clock cycles"] #[inline(always)] pub fn cycles19_5(self) -> &'a mut W { self.variant(SMP_A::CYCLES19_5) } #[doc = "39.5 ADC clock cycles"] #[inline(always)] pub fn cycles39_5(self) -> &'a mut W { self.variant(SMP_A::CYCLES39_5) } #[doc = "79.5 ADC clock cycles"] #[inline(always)] pub fn cycles79_5(self) -> &'a mut W { self.variant(SMP_A::CYCLES79_5) } #[doc = "160.5 ADC clock cycles"] #[inline(always)] pub fn cycles160_5(self) -> &'a mut W { self.variant(SMP_A::CYCLES160_5) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !0x07) | ((value as u32) & 0x07); self.w } } impl R { #[doc = "Bits 0:2 - Sampling time selection"] #[inline(always)] pub fn smp(&self) -> SMP_R { SMP_R::new((self.bits & 0x07) as u8) } } impl W { #[doc = "Bits 0:2 - Sampling time selection"] #[inline(always)] pub fn smp(&mut self) -> SMP_W { SMP_W { w: self } } }