Struct stm32h7x3::rcc::c1_apb4lpenr::R
[−]
[src]
pub struct R { /* fields omitted */ }
Value read from the register
Methods
impl R
[src]
fn bits(&self) -> u32
[src]
Value of the register as raw bits
fn syscfglpen(&self) -> SYSCFGLPENR
[src]
Bit 1 - SYSCFG peripheral clock enable during CSleep mode
fn lpuart1lpen(&self) -> LPUART1LPENR
[src]
Bit 3 - LPUART1 Peripheral Clocks Enable During CSleep Mode
fn spi6lpen(&self) -> SPI6LPENR
[src]
Bit 5 - SPI6 Peripheral Clocks Enable During CSleep Mode
fn i2c4lpen(&self) -> I2C4LPENR
[src]
Bit 7 - I2C4 Peripheral Clocks Enable During CSleep Mode
fn lptim2lpen(&self) -> LPTIM2LPENR
[src]
Bit 9 - LPTIM2 Peripheral Clocks Enable During CSleep Mode
fn lptim3lpen(&self) -> LPTIM3LPENR
[src]
Bit 10 - LPTIM3 Peripheral Clocks Enable During CSleep Mode
fn lptim4lpen(&self) -> LPTIM4LPENR
[src]
Bit 11 - LPTIM4 Peripheral Clocks Enable During CSleep Mode
fn lptim5lpen(&self) -> LPTIM5LPENR
[src]
Bit 12 - LPTIM5 Peripheral Clocks Enable During CSleep Mode
fn comp12lpen(&self) -> COMP12LPENR
[src]
Bit 14 - COMP1/2 peripheral clock enable during CSleep mode
fn vreflpen(&self) -> VREFLPENR
[src]
Bit 15 - VREF peripheral clock enable during CSleep mode
fn rtcapblpen(&self) -> RTCAPBLPENR
[src]
Bit 16 - RTC APB Clock Enable During CSleep Mode
fn sai4lpen(&self) -> SAI4LPENR
[src]
Bit 21 - SAI4 Peripheral Clocks Enable During CSleep Mode