Struct stm32h7x3::rcc::c1_apb2lpenr::W
[−]
[src]
pub struct W { /* fields omitted */ }
Value to write to the register
Methods
impl W
[src]
fn reset_value() -> W
[src]
Reset value of the register
unsafe fn bits(&mut self, bits: u32) -> &mut Self
[src]
Writes raw bits to the register
fn tim1lpen(&mut self) -> _TIM1LPENW
[src]
Bit 0 - TIM1 peripheral clock enable during CSleep mode
fn tim8lpen(&mut self) -> _TIM8LPENW
[src]
Bit 1 - TIM8 peripheral clock enable during CSleep mode
fn usart1lpen(&mut self) -> _USART1LPENW
[src]
Bit 4 - USART1 Peripheral Clocks Enable During CSleep Mode
fn usart6lpen(&mut self) -> _USART6LPENW
[src]
Bit 5 - USART6 Peripheral Clocks Enable During CSleep Mode
fn spi1lpen(&mut self) -> _SPI1LPENW
[src]
Bit 12 - SPI1 Peripheral Clocks Enable During CSleep Mode
fn spi4lpen(&mut self) -> _SPI4LPENW
[src]
Bit 13 - SPI4 Peripheral Clocks Enable During CSleep Mode
fn tim15lpen(&mut self) -> _TIM15LPENW
[src]
Bit 16 - TIM15 peripheral clock enable during CSleep mode
fn tim16lpen(&mut self) -> _TIM16LPENW
[src]
Bit 17 - TIM16 peripheral clock enable during CSleep mode
fn tim17lpen(&mut self) -> _TIM17LPENW
[src]
Bit 18 - TIM17 peripheral clock enable during CSleep mode
fn spi5lpen(&mut self) -> _SPI5LPENW
[src]
Bit 20 - SPI5 Peripheral Clocks Enable During CSleep Mode
fn sai1lpen(&mut self) -> _SAI1LPENW
[src]
Bit 22 - SAI1 Peripheral Clocks Enable During CSleep Mode
fn sai2lpen(&mut self) -> _SAI2LPENW
[src]
Bit 23 - SAI2 Peripheral Clocks Enable During CSleep Mode
fn sai3lpen(&mut self) -> _SAI3LPENW
[src]
Bit 24 - SAI3 Peripheral Clocks Enable During CSleep Mode
fn dfsdm1lpen(&mut self) -> _DFSDM1LPENW
[src]
Bit 28 - DFSDM1 Peripheral Clocks Enable During CSleep Mode
fn hrtimlpen(&mut self) -> _HRTIMLPENW
[src]
Bit 29 - HRTIM peripheral clock enable during CSleep mode