Struct stm32h7x3::iwdg::iwdg_pr::W

pub struct W { /* fields omitted */ }

Value to write to the register

Methods

impl W

fn reset_value() -> W

Reset value of the register

unsafe fn bits(&mut self, bits: u32) -> &mut Self

Writes raw bits to the register

fn pr(&mut self) -> _PRW

Bits 0:2 - Prescaler divider These bits are write access protected see Section23.3.6: Register access protection. They are written by software to select the prescaler divider feeding the counter clock. PVU bit of IWDG_SR must be reset in order to be able to change the prescaler divider. Note: Reading this register returns the prescaler value from the VDD voltage domain. This value may not be up to date/valid if a write operation to this register is ongoing. For this reason the value read from this register is valid only when the PVU bit in the IWDG_SR register is reset.