Struct stm32h743::quadspi::quadspi_dcr::W
[−]
[src]
pub struct W { /* fields omitted */ }
Value to write to the register
Methods
impl W
[src]
pub fn reset_value() -> W
[src]
Reset value of the register
pub unsafe fn bits(&mut self, bits: u32) -> &mut Self
[src]
Writes raw bits to the register
pub fn ckmode(&mut self) -> _CKMODEW
[src]
Bit 0 - indicates the level that clk takes between command
pub fn csht(&mut self) -> _CSHTW
[src]
Bits 8:10 - Chip select high time CSHT+1 defines the minimum number of CLK cycles which the chip select (nCS) must remain high between commands issued to the Flash memory. ... This field can be modified only when BUSY = 0.
pub fn fsize(&mut self) -> _FSIZEW
[src]
Bits 16:20 - Flash memory size This field defines the size of external memory using the following formula: Number of bytes in Flash memory = 2[FSIZE+1] FSIZE+1 is effectively the number of address bits required to address the Flash memory. The Flash memory capacity can be up to 4GB (addressed using 32 bits) in indirect mode, but the addressable space in memory-mapped mode is limited to 256MB. If DFM = 1, FSIZE indicates the total capacity of the two Flash memories together. This field can be modified only when BUSY = 0.