Struct stm32h743::fdcan1::fdcan_ttils::W
[−]
[src]
pub struct W { /* fields omitted */ }
Value to write to the register
Methods
impl W
[src]
pub fn reset_value() -> W
[src]
Reset value of the register
pub unsafe fn bits(&mut self, bits: u32) -> &mut Self
[src]
Writes raw bits to the register
pub fn sbcl(&mut self) -> _SBCLW
[src]
Bit 0 - Start of Basic Cycle Interrupt Line
pub fn smcl(&mut self) -> _SMCLW
[src]
Bit 1 - Start of Matrix Cycle Interrupt Line
pub fn csml(&mut self) -> _CSMLW
[src]
Bit 2 - Change of Synchronization Mode Interrupt Line
pub fn sogl(&mut self) -> _SOGLW
[src]
Bit 3 - Start of Gap Interrupt Line
pub fn rtmil(&mut self) -> _RTMILW
[src]
Bit 4 - Register Time Mark Interrupt Line
pub fn ttmil(&mut self) -> _TTMILW
[src]
Bit 5 - Trigger Time Mark Event Internal Interrupt Line
pub fn swel(&mut self) -> _SWELW
[src]
Bit 6 - Stop Watch Event Interrupt Line
pub fn gtwl(&mut self) -> _GTWLW
[src]
Bit 7 - Global Time Wrap Interrupt Line
pub fn gtdl(&mut self) -> _GTDLW
[src]
Bit 8 - Global Time Discontinuity Interrupt Line
pub fn gtel(&mut self) -> _GTELW
[src]
Bit 9 - Global Time Error Interrupt Line
pub fn txul(&mut self) -> _TXULW
[src]
Bit 10 - Tx Count Underflow Interrupt Line
pub fn txol(&mut self) -> _TXOLW
[src]
Bit 11 - Tx Count Overflow Interrupt Line
pub fn se1l(&mut self) -> _SE1LW
[src]
Bit 12 - Scheduling Error 1 Interrupt Line
pub fn se2l(&mut self) -> _SE2LW
[src]
Bit 13 - Scheduling Error 2 Interrupt Line
pub fn elcl(&mut self) -> _ELCLW
[src]
Bit 14 - Change Error Level Interrupt Line
pub fn iwtgl(&mut self) -> _IWTGLW
[src]
Bit 15 - Initialization Watch Trigger Interrupt Line
pub fn wtl(&mut self) -> _WTLW
[src]
Bit 16 - Watch Trigger Interrupt Line
pub fn awl(&mut self) -> _AWLW
[src]
Bit 17 - Application Watchdog Interrupt Line
pub fn cerl(&mut self) -> _CERLW
[src]
Bit 18 - Configuration Error Interrupt Line