Struct stm32h743::fdcan1::fdcan_ttie::R
[−]
[src]
pub struct R { /* fields omitted */ }
Value read from the register
Methods
impl R
[src]
pub fn bits(&self) -> u32
[src]
Value of the register as raw bits
pub fn sbce(&self) -> SBCER
[src]
Bit 0 - Start of Basic Cycle Interrupt Enable
pub fn smce(&self) -> SMCER
[src]
Bit 1 - Start of Matrix Cycle Interrupt Enable
pub fn csme(&self) -> CSMER
[src]
Bit 2 - Change of Synchronization Mode Interrupt Enable
pub fn soge(&self) -> SOGER
[src]
Bit 3 - Start of Gap Interrupt Enable
pub fn rtmie(&self) -> RTMIER
[src]
Bit 4 - Register Time Mark Interrupt Enable
pub fn ttmie(&self) -> TTMIER
[src]
Bit 5 - Trigger Time Mark Event Internal Interrupt Enable
pub fn swee(&self) -> SWEER
[src]
Bit 6 - Stop Watch Event Interrupt Enable
pub fn gtwe(&self) -> GTWER
[src]
Bit 7 - Global Time Wrap Interrupt Enable
pub fn gtde(&self) -> GTDER
[src]
Bit 8 - Global Time Discontinuity Interrupt Enable
pub fn gtee(&self) -> GTEER
[src]
Bit 9 - Global Time Error Interrupt Enable
pub fn txue(&self) -> TXUER
[src]
Bit 10 - Tx Count Underflow Interrupt Enable
pub fn txoe(&self) -> TXOER
[src]
Bit 11 - Tx Count Overflow Interrupt Enable
pub fn se1e(&self) -> SE1ER
[src]
Bit 12 - Scheduling Error 1 Interrupt Enable
pub fn se2e(&self) -> SE2ER
[src]
Bit 13 - Scheduling Error 2 Interrupt Enable
pub fn elce(&self) -> ELCER
[src]
Bit 14 - Change Error Level Interrupt Enable
pub fn iwtge(&self) -> IWTGER
[src]
Bit 15 - Initialization Watch Trigger Interrupt Enable
pub fn wte(&self) -> WTER
[src]
Bit 16 - Watch Trigger Interrupt Enable
pub fn awe(&self) -> AWER
[src]
Bit 17 - Application Watchdog Interrupt Enable
pub fn cere(&self) -> CERER
[src]
Bit 18 - Configuration Error Interrupt Enable