Struct stm32h743::fdcan1::fdcan_ils::R [] [src]

pub struct R { /* fields omitted */ }

Value read from the register

Methods

impl R
[src]

[src]

Value of the register as raw bits

[src]

Bit 0 - Rx FIFO 0 New Message Interrupt Line

[src]

Bit 1 - Rx FIFO 0 Watermark Reached Interrupt Line

[src]

Bit 2 - Rx FIFO 0 Full Interrupt Line

[src]

Bit 3 - Rx FIFO 0 Message Lost Interrupt Line

[src]

Bit 4 - Rx FIFO 1 New Message Interrupt Line

[src]

Bit 5 - Rx FIFO 1 Watermark Reached Interrupt Line

[src]

Bit 6 - Rx FIFO 1 Full Interrupt Line

[src]

Bit 7 - Rx FIFO 1 Message Lost Interrupt Line

[src]

Bit 8 - High Priority Message Interrupt Line

[src]

Bit 9 - Transmission Completed Interrupt Line

[src]

Bit 10 - Transmission Cancellation Finished Interrupt Line

[src]

Bit 11 - Tx FIFO Empty Interrupt Line

[src]

Bit 12 - Tx Event FIFO New Entry Interrupt Line

[src]

Bit 13 - Tx Event FIFO Watermark Reached Interrupt Line

[src]

Bit 14 - Tx Event FIFO Full Interrupt Line

[src]

Bit 15 - Tx Event FIFO Element Lost Interrupt Line

[src]

Bit 16 - Timestamp Wraparound Interrupt Line

[src]

Bit 17 - Message RAM Access Failure Interrupt Line

[src]

Bit 18 - Timeout Occurred Interrupt Line

[src]

Bit 19 - Message stored to Dedicated Rx Buffer Interrupt Line

[src]

Bit 20 - Bit Error Corrected Interrupt Line

[src]

Bit 21 - Bit Error Uncorrected Interrupt Line

[src]

Bit 22 - Error Logging Overflow Interrupt Line

[src]

Bit 23 - Error Passive Interrupt Line

[src]

Bit 24 - Warning Status Interrupt Line

[src]

Bit 25 - Bus_Off Status

[src]

Bit 26 - Watchdog Interrupt Line

[src]

Bit 27 - Protocol Error in Arbitration Phase Line

[src]

Bit 28 - Protocol Error in Data Phase Line

[src]

Bit 29 - Access to Reserved Address Line

Trait Implementations

Auto Trait Implementations

impl Send for R

impl Sync for R