Struct stm32h743::fdcan1::fdcan_ie::R [] [src]

pub struct R { /* fields omitted */ }

Value read from the register

Methods

impl R
[src]

[src]

Value of the register as raw bits

[src]

Bit 0 - Rx FIFO 0 New Message Enable

[src]

Bit 1 - Rx FIFO 0 Full Enable

[src]

Bit 2 - Rx FIFO 0 Full Enable

[src]

Bit 3 - Rx FIFO 0 Message Lost Enable

[src]

Bit 4 - Rx FIFO 1 New Message Enable

[src]

Bit 5 - Rx FIFO 1 Watermark Reached Enable

[src]

Bit 6 - Rx FIFO 1 Watermark Reached Enable

[src]

Bit 7 - Rx FIFO 1 Message Lost Enable

[src]

Bit 8 - High Priority Message Enable

[src]

Bit 9 - Transmission Completed Enable

[src]

Bit 10 - Transmission Cancellation Finished Enable

[src]

Bit 11 - Tx FIFO Empty Enable

[src]

Bit 12 - Tx Event FIFO New Entry Enable

[src]

Bit 13 - Tx Event FIFO Watermark Reached Enable

[src]

Bit 14 - Tx Event FIFO Full Enable

[src]

Bit 15 - Tx Event FIFO Element Lost Enable

[src]

Bit 16 - Timestamp Wraparound Enable

[src]

Bit 17 - Message RAM Access Failure Enable

[src]

Bit 18 - Timeout Occurred Enable

[src]

Bit 19 - Message stored to Dedicated Rx Buffer Enable

[src]

Bit 20 - Bit Error Corrected Interrupt Enable

[src]

Bit 21 - Bit Error Uncorrected Interrupt Enable

[src]

Bit 22 - Error Logging Overflow Enable

[src]

Bit 23 - Error Passive Enable

[src]

Bit 24 - Warning Status Enable

[src]

Bit 25 - Bus_Off Status Enable

[src]

Bit 26 - Watchdog Interrupt Enable

[src]

Bit 27 - Protocol Error in Arbitration Phase Enable

[src]

Bit 28 - Protocol Error in Data Phase Enable

[src]

Bit 29 - Access to Reserved Address Enable

Trait Implementations

Auto Trait Implementations

impl Send for R

impl Sync for R