Struct stm32h7::stm32h743v::fmc::bcr4::W

source · [−]

pub struct W(_);

Expand description

Register BCR4 writer

Implementations

source

impl W

source

pub fn mbken(&mut self) -> MBKEN_W<'_, 0>

Bit 0 - Memory bank enable bit This bit enables the memory bank. After reset Bank1 is enabled, all others are disabled. Accessing a disabled bank causes an ERROR on AXI bus.

source

pub fn muxen(&mut self) -> MUXEN_W<'_, 1>

Bit 1 - Address/data multiplexing enable bit When this bit is set, the address and data values are multiplexed on the data bus, valid only with NOR and PSRAM memories:

source

pub fn mtyp(&mut self) -> MTYP_W<'_, 2>

Bits 2:3 - Memory type These bits define the type of external memory attached to the corresponding memory bank:

source

pub fn mwid(&mut self) -> MWID_W<'_, 4>

Bits 4:5 - Memory data bus width Defines the external memory device width, valid for all type of memories.

source

pub fn faccen(&mut self) -> FACCEN_W<'_, 6>

Bit 6 - Flash access enable This bit enables NOR Flash memory access operations.

source

pub fn bursten(&mut self) -> BURSTEN_W<'_, 8>

Bit 8 - Burst enable bit This bit enables/disables synchronous accesses during read operations. It is valid only for synchronous memories operating in Burst mode:

source

pub fn waitpol(&mut self) -> WAITPOL_W<'_, 9>

Bit 9 - Wait signal polarity bit This bit defines the polarity of the wait signal from memory used for either in synchronous or asynchronous mode:

source

pub fn waitcfg(&mut self) -> WAITCFG_W<'_, 11>

Bit 11 - Wait timing configuration The NWAIT signal indicates whether the data from the memory are valid or if a wait state must be inserted when accessing the memory in synchronous mode. This configuration bit determines if NWAIT is asserted by the memory one clock cycle before the wait state or during the wait state:

source

pub fn wren(&mut self) -> WREN_W<'_, 12>

Bit 12 - Write enable bit This bit indicates whether write operations are enabled/disabled in the bank by the FMC:

source

pub fn waiten(&mut self) -> WAITEN_W<'_, 13>

Bit 13 - Wait enable bit This bit enables/disables wait-state insertion via the NWAIT signal when accessing the memory in synchronous mode.

source

pub fn extmod(&mut self) -> EXTMOD_W<'_, 14>

Bit 14 - Extended mode enable. This bit enables the FMC to program the write timings for asynchronous accesses inside the FMC_BWTR register, thus resulting in different timings for read and write operations. Note: When the extended mode is disabled, the FMC can operate in Mode1 or Mode2 as follows: ** Mode 1 is the default mode when the SRAM/PSRAM memory type is selected (MTYP =0x0 or 0x01) ** Mode 2 is the default mode when the NOR memory type is selected (MTYP = 0x10).

source

pub fn asyncwait(&mut self) -> ASYNCWAIT_W<'_, 15>

Bit 15 - Wait signal during asynchronous transfers This bit enables/disables the FMC to use the wait signal even during an asynchronous protocol.

source

pub fn cpsize(&mut self) -> CPSIZE_W<'_, 16>

Bits 16:18 - CRAM Page Size These are used for Cellular RAM 1.5 which does not allow burst access to cross the address boundaries between pages. When these bits are configured, the FMC controller splits automatically the burst access when the memory page size is reached (refer to memory datasheet for page size). Other configuration: reserved.

source

pub fn cburstrw(&mut self) -> CBURSTRW_W<'_, 19>

Bit 19 - Write burst enable For PSRAM (CRAM) operating in Burst mode, the bit enables synchronous accesses during write operations. The enable bit for synchronous read accesses is the BURSTEN bit in the FMC_BCRx register.

source

pub fn cclken(&mut self) -> CCLKEN_W<'_, 20>

Bit 20 - Continuous Clock Enable This bit enables the FMC_CLK clock output to external memory devices. Note: The CCLKEN bit of the FMC_BCR2..4 registers is dont care. It is only enabled through the FMC_BCR1 register. Bank 1 must be configured in synchronous mode to generate the FMC_CLK continuous clock. If CCLKEN bit is set, the FMC_CLK clock ratio is specified by CLKDIV value in the FMC_BTR1 register. CLKDIV in FMC_BWTR1 is dont care. If the synchronous mode is used and CCLKEN bit is set, the synchronous memories connected to other banks than Bank 1 are clocked by the same clock (the CLKDIV value in the FMC_BTR2..4 and FMC_BWTR2..4 registers for other banks has no effect.)

source

pub fn wfdis(&mut self) -> WFDIS_W<'_, 21>

Bit 21 - Write FIFO Disable This bit disables the Write FIFO used by the FMC controller. Note: The WFDIS bit of the FMC_BCR2..4 registers is dont care. It is only enabled through the FMC_BCR1 register.

source

pub fn bmap(&mut self) -> BMAP_W<'_, 24>

Bits 24:25 - FMC bank mapping These bits allows different to remap SDRAM bank2 or swap the FMC NOR/PSRAM and SDRAM banks.Refer to Table 10 for Note: The BMAP bits of the FMC_BCR2..4 registers are dont care. It is only enabled through the FMC_BCR1 register.

source

pub fn fmcen(&mut self) -> FMCEN_W<'_, 31>

Bit 31 - FMC controller Enable This bit enables/disables the FMC controller. Note: The FMCEN bit of the FMC_BCR2..4 registers is dont care. It is only enabled through the FMC_BCR1 register.

source