1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36
#[doc = r"Register block"] #[repr(C)] pub struct RegisterBlock { #[doc = "0x00 - CRS control register"] pub cr: CR, #[doc = "0x04 - This register can be written only when the frequency error counter is disabled (CEN bit is cleared in CRS_CR). When the counter is enabled, this register is write-protected."] pub cfgr: CFGR, #[doc = "0x08 - CRS interrupt and status register"] pub isr: ISR, #[doc = "0x0c - CRS interrupt flag clear register"] pub icr: ICR, } #[doc = "CRS control register"] pub struct CR { register: vcell::VolatileCell<u32>, } #[doc = "CRS control register"] pub mod cr; #[doc = "This register can be written only when the frequency error counter is disabled (CEN bit is cleared in CRS_CR). When the counter is enabled, this register is write-protected."] pub struct CFGR { register: vcell::VolatileCell<u32>, } #[doc = "This register can be written only when the frequency error counter is disabled (CEN bit is cleared in CRS_CR). When the counter is enabled, this register is write-protected."] pub mod cfgr; #[doc = "CRS interrupt and status register"] pub struct ISR { register: vcell::VolatileCell<u32>, } #[doc = "CRS interrupt and status register"] pub mod isr; #[doc = "CRS interrupt flag clear register"] pub struct ICR { register: vcell::VolatileCell<u32>, } #[doc = "CRS interrupt flag clear register"] pub mod icr;