1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108
#[doc = r"Register block"] #[repr(C)] pub struct RegisterBlock { #[doc = "0x00 - QUADSPI control register"] pub cr: CR, #[doc = "0x04 - QUADSPI device configuration register"] pub dcr: DCR, #[doc = "0x08 - QUADSPI status register"] pub sr: SR, #[doc = "0x0c - QUADSPI flag clear register"] pub fcr: FCR, #[doc = "0x10 - QUADSPI data length register"] pub dlr: DLR, #[doc = "0x14 - QUADSPI communication configuration register"] pub ccr: CCR, #[doc = "0x18 - QUADSPI address register"] pub ar: AR, #[doc = "0x1c - QUADSPI alternate bytes registers"] pub abr: ABR, #[doc = "0x20 - QUADSPI data register"] pub dr: DR, #[doc = "0x24 - QUADSPI polling status mask register"] pub psmkr: PSMKR, #[doc = "0x28 - QUADSPI polling status match register"] pub psmar: PSMAR, #[doc = "0x2c - QUADSPI polling interval register"] pub pir: PIR, #[doc = "0x30 - QUADSPI low-power timeout register"] pub lptr: LPTR, } #[doc = "QUADSPI control register"] pub struct CR { register: vcell::VolatileCell<u32>, } #[doc = "QUADSPI control register"] pub mod cr; #[doc = "QUADSPI device configuration register"] pub struct DCR { register: vcell::VolatileCell<u32>, } #[doc = "QUADSPI device configuration register"] pub mod dcr; #[doc = "QUADSPI status register"] pub struct SR { register: vcell::VolatileCell<u32>, } #[doc = "QUADSPI status register"] pub mod sr; #[doc = "QUADSPI flag clear register"] pub struct FCR { register: vcell::VolatileCell<u32>, } #[doc = "QUADSPI flag clear register"] pub mod fcr; #[doc = "QUADSPI data length register"] pub struct DLR { register: vcell::VolatileCell<u32>, } #[doc = "QUADSPI data length register"] pub mod dlr; #[doc = "QUADSPI communication configuration register"] pub struct CCR { register: vcell::VolatileCell<u32>, } #[doc = "QUADSPI communication configuration register"] pub mod ccr; #[doc = "QUADSPI address register"] pub struct AR { register: vcell::VolatileCell<u32>, } #[doc = "QUADSPI address register"] pub mod ar; #[doc = "QUADSPI alternate bytes registers"] pub struct ABR { register: vcell::VolatileCell<u32>, } #[doc = "QUADSPI alternate bytes registers"] pub mod abr; #[doc = "QUADSPI data register"] pub struct DR { register: vcell::VolatileCell<u32>, } #[doc = "QUADSPI data register"] pub mod dr; #[doc = "QUADSPI polling status mask register"] pub struct PSMKR { register: vcell::VolatileCell<u32>, } #[doc = "QUADSPI polling status mask register"] pub mod psmkr; #[doc = "QUADSPI polling status match register"] pub struct PSMAR { register: vcell::VolatileCell<u32>, } #[doc = "QUADSPI polling status match register"] pub mod psmar; #[doc = "QUADSPI polling interval register"] pub struct PIR { register: vcell::VolatileCell<u32>, } #[doc = "QUADSPI polling interval register"] pub mod pir; #[doc = "QUADSPI low-power timeout register"] pub struct LPTR { register: vcell::VolatileCell<u32>, } #[doc = "QUADSPI low-power timeout register"] pub mod lptr;