1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464
#[doc = "Reader of register CCMR1_Output"] pub type R = crate::R<u32, super::CCMR1_OUTPUT>; #[doc = "Writer for register CCMR1_Output"] pub type W = crate::W<u32, super::CCMR1_OUTPUT>; #[doc = "Register CCMR1_Output `reset()`'s with value 0"] impl crate::ResetValue for super::CCMR1_OUTPUT { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Capture/Compare 1 selection\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] #[repr(u8)] pub enum CC1S_A { #[doc = "0: CC1 channel is configured as output"] OUTPUT = 0, } impl From<CC1S_A> for u8 { #[inline(always)] fn from(variant: CC1S_A) -> Self { variant as _ } } #[doc = "Reader of field `CC1S`"] pub type CC1S_R = crate::R<u8, CC1S_A>; impl CC1S_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> crate::Variant<u8, CC1S_A> { use crate::Variant::*; match self.bits { 0 => Val(CC1S_A::OUTPUT), i => Res(i), } } #[doc = "Checks if the value of the field is `OUTPUT`"] #[inline(always)] pub fn is_output(&self) -> bool { *self == CC1S_A::OUTPUT } } #[doc = "Write proxy for field `CC1S`"] pub struct CC1S_W<'a> { w: &'a mut W, } impl<'a> CC1S_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: CC1S_A) -> &'a mut W { unsafe { self.bits(variant.into()) } } #[doc = "CC1 channel is configured as output"] #[inline(always)] pub fn output(self) -> &'a mut W { self.variant(CC1S_A::OUTPUT) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !0x03) | ((value as u32) & 0x03); self.w } } #[doc = "Reader of field `OC1FE`"] pub type OC1FE_R = crate::R<bool, bool>; #[doc = "Write proxy for field `OC1FE`"] pub struct OC1FE_W<'a> { w: &'a mut W, } impl<'a> OC1FE_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 2)) | (((value as u32) & 0x01) << 2); self.w } } #[doc = "Output Compare 1 preload enable\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum OC1PE_A { #[doc = "0: Preload register on CCR1 disabled. New values written to CCR1 are taken into account immediately"] DISABLED = 0, #[doc = "1: Preload register on CCR1 enabled. Preload value is loaded into active register on each update event"] ENABLED = 1, } impl From<OC1PE_A> for bool { #[inline(always)] fn from(variant: OC1PE_A) -> Self { variant as u8 != 0 } } #[doc = "Reader of field `OC1PE`"] pub type OC1PE_R = crate::R<bool, OC1PE_A>; impl OC1PE_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> OC1PE_A { match self.bits { false => OC1PE_A::DISABLED, true => OC1PE_A::ENABLED, } } #[doc = "Checks if the value of the field is `DISABLED`"] #[inline(always)] pub fn is_disabled(&self) -> bool { *self == OC1PE_A::DISABLED } #[doc = "Checks if the value of the field is `ENABLED`"] #[inline(always)] pub fn is_enabled(&self) -> bool { *self == OC1PE_A::ENABLED } } #[doc = "Write proxy for field `OC1PE`"] pub struct OC1PE_W<'a> { w: &'a mut W, } impl<'a> OC1PE_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: OC1PE_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "Preload register on CCR1 disabled. New values written to CCR1 are taken into account immediately"] #[inline(always)] pub fn disabled(self) -> &'a mut W { self.variant(OC1PE_A::DISABLED) } #[doc = "Preload register on CCR1 enabled. Preload value is loaded into active register on each update event"] #[inline(always)] pub fn enabled(self) -> &'a mut W { self.variant(OC1PE_A::ENABLED) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 3)) | (((value as u32) & 0x01) << 3); self.w } } #[doc = "Output Compare 1 mode\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] #[repr(u8)] pub enum OC1M_A { #[doc = "0: The comparison between the output compare register TIMx_CCRy and the counter TIMx_CNT has no effect on the outputs"] FROZEN = 0, #[doc = "1: Set channel to active level on match. OCyREF signal is forced high when the counter matches the capture/compare register"] ACTIVEONMATCH = 1, #[doc = "2: Set channel to inactive level on match. OCyREF signal is forced low when the counter matches the capture/compare register"] INACTIVEONMATCH = 2, #[doc = "3: OCyREF toggles when TIMx_CNT=TIMx_CCRy"] TOGGLE = 3, #[doc = "4: OCyREF is forced low"] FORCEINACTIVE = 4, #[doc = "5: OCyREF is forced high"] FORCEACTIVE = 5, #[doc = "6: In upcounting, channel is active as long as TIMx_CNT<TIMx_CCRy else inactive. In downcounting, channel is inactive as long as TIMx_CNT>TIMx_CCRy else active"] PWMMODE1 = 6, #[doc = "7: Inversely to PwmMode1"] PWMMODE2 = 7, #[doc = "8: Retriggerable OPM mode 1 - In up-counting mode, the channel is active until a trigger event is detected (on TRGI signal). In down-counting mode, the channel is inactive"] OPMMODE1 = 8, #[doc = "9: Inversely to OpmMode1"] OPMMODE2 = 9, #[doc = "12: OCyREF has the same behavior as in PWM mode 1. OCyREFC is the logical OR between OC1REF and OC2REF"] COMBINEDPWMMODE1 = 12, #[doc = "13: OCyREF has the same behavior as in PWM mode 2. OCyREFC is the logical AND between OC1REF and OC2REF"] COMBINEDPWMMODE2 = 13, #[doc = "14: OCyREF has the same behavior as in PWM mode 1. OCyREFC outputs OC1REF when the counter is counting up, OC2REF when it is counting down"] ASYMMETRICPWMMODE1 = 14, #[doc = "15: OCyREF has the same behavior as in PWM mode 2. OCyREFC outputs OC1REF when the counter is counting up, OC2REF when it is counting down"] ASYMMETRICPWMMODE2 = 15, } impl From<OC1M_A> for u8 { #[inline(always)] fn from(variant: OC1M_A) -> Self { variant as _ } } #[doc = "Reader of field `OC1M`"] pub type OC1M_R = crate::R<u8, OC1M_A>; impl OC1M_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> crate::Variant<u8, OC1M_A> { use crate::Variant::*; match self.bits { 0 => Val(OC1M_A::FROZEN), 1 => Val(OC1M_A::ACTIVEONMATCH), 2 => Val(OC1M_A::INACTIVEONMATCH), 3 => Val(OC1M_A::TOGGLE), 4 => Val(OC1M_A::FORCEINACTIVE), 5 => Val(OC1M_A::FORCEACTIVE), 6 => Val(OC1M_A::PWMMODE1), 7 => Val(OC1M_A::PWMMODE2), 8 => Val(OC1M_A::OPMMODE1), 9 => Val(OC1M_A::OPMMODE2), 12 => Val(OC1M_A::COMBINEDPWMMODE1), 13 => Val(OC1M_A::COMBINEDPWMMODE2), 14 => Val(OC1M_A::ASYMMETRICPWMMODE1), 15 => Val(OC1M_A::ASYMMETRICPWMMODE2), i => Res(i), } } #[doc = "Checks if the value of the field is `FROZEN`"] #[inline(always)] pub fn is_frozen(&self) -> bool { *self == OC1M_A::FROZEN } #[doc = "Checks if the value of the field is `ACTIVEONMATCH`"] #[inline(always)] pub fn is_active_on_match(&self) -> bool { *self == OC1M_A::ACTIVEONMATCH } #[doc = "Checks if the value of the field is `INACTIVEONMATCH`"] #[inline(always)] pub fn is_inactive_on_match(&self) -> bool { *self == OC1M_A::INACTIVEONMATCH } #[doc = "Checks if the value of the field is `TOGGLE`"] #[inline(always)] pub fn is_toggle(&self) -> bool { *self == OC1M_A::TOGGLE } #[doc = "Checks if the value of the field is `FORCEINACTIVE`"] #[inline(always)] pub fn is_force_inactive(&self) -> bool { *self == OC1M_A::FORCEINACTIVE } #[doc = "Checks if the value of the field is `FORCEACTIVE`"] #[inline(always)] pub fn is_force_active(&self) -> bool { *self == OC1M_A::FORCEACTIVE } #[doc = "Checks if the value of the field is `PWMMODE1`"] #[inline(always)] pub fn is_pwm_mode1(&self) -> bool { *self == OC1M_A::PWMMODE1 } #[doc = "Checks if the value of the field is `PWMMODE2`"] #[inline(always)] pub fn is_pwm_mode2(&self) -> bool { *self == OC1M_A::PWMMODE2 } #[doc = "Checks if the value of the field is `OPMMODE1`"] #[inline(always)] pub fn is_opm_mode1(&self) -> bool { *self == OC1M_A::OPMMODE1 } #[doc = "Checks if the value of the field is `OPMMODE2`"] #[inline(always)] pub fn is_opm_mode2(&self) -> bool { *self == OC1M_A::OPMMODE2 } #[doc = "Checks if the value of the field is `COMBINEDPWMMODE1`"] #[inline(always)] pub fn is_combined_pwm_mode1(&self) -> bool { *self == OC1M_A::COMBINEDPWMMODE1 } #[doc = "Checks if the value of the field is `COMBINEDPWMMODE2`"] #[inline(always)] pub fn is_combined_pwm_mode2(&self) -> bool { *self == OC1M_A::COMBINEDPWMMODE2 } #[doc = "Checks if the value of the field is `ASYMMETRICPWMMODE1`"] #[inline(always)] pub fn is_asymmetric_pwm_mode1(&self) -> bool { *self == OC1M_A::ASYMMETRICPWMMODE1 } #[doc = "Checks if the value of the field is `ASYMMETRICPWMMODE2`"] #[inline(always)] pub fn is_asymmetric_pwm_mode2(&self) -> bool { *self == OC1M_A::ASYMMETRICPWMMODE2 } } #[doc = "Write proxy for field `OC1M`"] pub struct OC1M_W<'a> { w: &'a mut W, } impl<'a> OC1M_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: OC1M_A) -> &'a mut W { unsafe { self.bits(variant.into()) } } #[doc = "The comparison between the output compare register TIMx_CCRy and the counter TIMx_CNT has no effect on the outputs"] #[inline(always)] pub fn frozen(self) -> &'a mut W { self.variant(OC1M_A::FROZEN) } #[doc = "Set channel to active level on match. OCyREF signal is forced high when the counter matches the capture/compare register"] #[inline(always)] pub fn active_on_match(self) -> &'a mut W { self.variant(OC1M_A::ACTIVEONMATCH) } #[doc = "Set channel to inactive level on match. OCyREF signal is forced low when the counter matches the capture/compare register"] #[inline(always)] pub fn inactive_on_match(self) -> &'a mut W { self.variant(OC1M_A::INACTIVEONMATCH) } #[doc = "OCyREF toggles when TIMx_CNT=TIMx_CCRy"] #[inline(always)] pub fn toggle(self) -> &'a mut W { self.variant(OC1M_A::TOGGLE) } #[doc = "OCyREF is forced low"] #[inline(always)] pub fn force_inactive(self) -> &'a mut W { self.variant(OC1M_A::FORCEINACTIVE) } #[doc = "OCyREF is forced high"] #[inline(always)] pub fn force_active(self) -> &'a mut W { self.variant(OC1M_A::FORCEACTIVE) } #[doc = "In upcounting, channel is active as long as TIMx_CNT<TIMx_CCRy else inactive. In downcounting, channel is inactive as long as TIMx_CNT>TIMx_CCRy else active"] #[inline(always)] pub fn pwm_mode1(self) -> &'a mut W { self.variant(OC1M_A::PWMMODE1) } #[doc = "Inversely to PwmMode1"] #[inline(always)] pub fn pwm_mode2(self) -> &'a mut W { self.variant(OC1M_A::PWMMODE2) } #[doc = "Retriggerable OPM mode 1 - In up-counting mode, the channel is active until a trigger event is detected (on TRGI signal). In down-counting mode, the channel is inactive"] #[inline(always)] pub fn opm_mode1(self) -> &'a mut W { self.variant(OC1M_A::OPMMODE1) } #[doc = "Inversely to OpmMode1"] #[inline(always)] pub fn opm_mode2(self) -> &'a mut W { self.variant(OC1M_A::OPMMODE2) } #[doc = "OCyREF has the same behavior as in PWM mode 1. OCyREFC is the logical OR between OC1REF and OC2REF"] #[inline(always)] pub fn combined_pwm_mode1(self) -> &'a mut W { self.variant(OC1M_A::COMBINEDPWMMODE1) } #[doc = "OCyREF has the same behavior as in PWM mode 2. OCyREFC is the logical AND between OC1REF and OC2REF"] #[inline(always)] pub fn combined_pwm_mode2(self) -> &'a mut W { self.variant(OC1M_A::COMBINEDPWMMODE2) } #[doc = "OCyREF has the same behavior as in PWM mode 1. OCyREFC outputs OC1REF when the counter is counting up, OC2REF when it is counting down"] #[inline(always)] pub fn asymmetric_pwm_mode1(self) -> &'a mut W { self.variant(OC1M_A::ASYMMETRICPWMMODE1) } #[doc = "OCyREF has the same behavior as in PWM mode 2. OCyREFC outputs OC1REF when the counter is counting up, OC2REF when it is counting down"] #[inline(always)] pub fn asymmetric_pwm_mode2(self) -> &'a mut W { self.variant(OC1M_A::ASYMMETRICPWMMODE2) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x07 << 4)) | (((value as u32) & 0x07) << 4); self.w } } #[doc = "Reader of field `OC1M_3`"] pub type OC1M_3_R = crate::R<bool, bool>; #[doc = "Write proxy for field `OC1M_3`"] pub struct OC1M_3_W<'a> { w: &'a mut W, } impl<'a> OC1M_3_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 16)) | (((value as u32) & 0x01) << 16); self.w } } impl R { #[doc = "Bits 0:1 - Capture/Compare 1 selection"] #[inline(always)] pub fn cc1s(&self) -> CC1S_R { CC1S_R::new((self.bits & 0x03) as u8) } #[doc = "Bit 2 - Output Compare 1 fast enable"] #[inline(always)] pub fn oc1fe(&self) -> OC1FE_R { OC1FE_R::new(((self.bits >> 2) & 0x01) != 0) } #[doc = "Bit 3 - Output Compare 1 preload enable"] #[inline(always)] pub fn oc1pe(&self) -> OC1PE_R { OC1PE_R::new(((self.bits >> 3) & 0x01) != 0) } #[doc = "Bits 4:6 - Output Compare 1 mode"] #[inline(always)] pub fn oc1m(&self) -> OC1M_R { OC1M_R::new(((self.bits >> 4) & 0x07) as u8) } #[doc = "Bit 16 - Output Compare 1 mode"] #[inline(always)] pub fn oc1m_3(&self) -> OC1M_3_R { OC1M_3_R::new(((self.bits >> 16) & 0x01) != 0) } } impl W { #[doc = "Bits 0:1 - Capture/Compare 1 selection"] #[inline(always)] pub fn cc1s(&mut self) -> CC1S_W { CC1S_W { w: self } } #[doc = "Bit 2 - Output Compare 1 fast enable"] #[inline(always)] pub fn oc1fe(&mut self) -> OC1FE_W { OC1FE_W { w: self } } #[doc = "Bit 3 - Output Compare 1 preload enable"] #[inline(always)] pub fn oc1pe(&mut self) -> OC1PE_W { OC1PE_W { w: self } } #[doc = "Bits 4:6 - Output Compare 1 mode"] #[inline(always)] pub fn oc1m(&mut self) -> OC1M_W { OC1M_W { w: self } } #[doc = "Bit 16 - Output Compare 1 mode"] #[inline(always)] pub fn oc1m_3(&mut self) -> OC1M_3_W { OC1M_3_W { w: self } } }