Struct stm32g4::stm32g484::hrtim_common::RegisterBlock[−][src]

#[repr(C)]pub struct RegisterBlock {
    pub cr1: CR1,
    pub cr2: CR2,
    pub isr: ISR,
    pub icr: ICR,
    pub ier: IER,
    pub oenr: OENR,
    pub odisr: ODISR,
    pub odsr: ODSR,
    pub bmcr: BMCR,
    pub bmtrg: BMTRG,
    pub bmcmpr: BMCMPR,
    pub bmper: BMPER,
    pub eecr1: EECR1,
    pub eecr2: EECR2,
    pub eecr3: EECR3,
    pub adc1r: ADC1R,
    pub adc2r: ADC2R,
    pub adc3r: ADC3R,
    pub adc4r: ADC4R,
    pub dllcr: DLLCR,
    pub fltinr1: FLTINR1,
    pub fltinr2: FLTINR2,
    pub bdmupdr: BDMUPDR,
    pub bdtaupr: BDTAUPR,
    pub bdtbupr: BDTBUPR,
    pub bdtcupr: BDTCUPR,
    pub bdtdupr: BDTDUPR,
    pub bdteupr: BDTEUPR,
    pub bdmadr: BDMADR,
    pub bdtfupr: BDTFUPR,
    pub adcer: ADCER,
    pub adcur: ADCUR,
    pub adcps1: ADCPS1,
    pub adcps2: ADCPS2,
    pub fltinr3: FLTINR3,
    pub fltinr4: FLTINR4,
}

Register block

Fields

cr1: CR1

0x00 - Control Register 1

cr2: CR2

0x04 - Control Register 2

isr: ISR

0x08 - Interrupt Status Register

icr: ICR

0x0c - Interrupt Clear Register

ier: IER

0x10 - Interrupt Enable Register

oenr: OENR

0x14 - Output Enable Register

odisr: ODISR

0x18 - ODISR

odsr: ODSR

0x1c - Output Disable Status Register

bmcr: BMCR

0x20 - Burst Mode Control Register

bmtrg: BMTRG

0x24 - BMTRG

bmcmpr: BMCMPR

0x28 - BMCMPR

bmper: BMPER

0x2c - Burst Mode Period Register

eecr1: EECR1

0x30 - Timer External Event Control Register 1

eecr2: EECR2

0x34 - Timer External Event Control Register 2

eecr3: EECR3

0x38 - Timer External Event Control Register 3

adc1r: ADC1R

0x3c - ADC Trigger 1 Register

adc2r: ADC2R

0x40 - ADC Trigger 2 Register

adc3r: ADC3R

0x44 - ADC Trigger 3 Register

adc4r: ADC4R

0x48 - ADC Trigger 4 Register

dllcr: DLLCR

0x4c - DLL Control Register

fltinr1: FLTINR1

0x50 - HRTIM Fault Input Register 1

fltinr2: FLTINR2

0x54 - HRTIM Fault Input Register 2

bdmupdr: BDMUPDR

0x58 - BDMUPDR

bdtaupr: BDTAUPR

0x5c - Burst DMA Timerx update Register

bdtbupr: BDTBUPR

0x60 - Burst DMA Timerx update Register

bdtcupr: BDTCUPR

0x64 - Burst DMA Timerx update Register

bdtdupr: BDTDUPR

0x68 - Burst DMA Timerx update Register

bdteupr: BDTEUPR

0x6c - Burst DMA Timerx update Register

bdmadr: BDMADR

0x70 - Burst DMA Data Register

bdtfupr: BDTFUPR

0x74 - Burst DMA Timerx update Register

adcer: ADCER

0x78 - HRTIM ADC Extended Trigger Register

adcur: ADCUR

0x7c - HRTIM ADC Trigger Update Register

adcps1: ADCPS1

0x80 - HRTIM ADC Post Scaler Register 1

adcps2: ADCPS2

0x84 - HRTIM ADC Post Scaler Register 2

fltinr3: FLTINR3

0x88 - HRTIM Fault Input Register 3

fltinr4: FLTINR4

0x8c - HRTIM Fault Input Register 4

Auto Trait Implementations

Blanket Implementations

impl<T> Any for T where
    T: 'static + ?Sized, [src]

impl<T> Borrow<T> for T where
    T: ?Sized, [src]

impl<T> BorrowMut<T> for T where
    T: ?Sized, [src]

impl<T> From<T> for T[src]

impl<T, U> Into<U> for T where
    U: From<T>, [src]

impl<T, U> TryFrom<U> for T where
    U: Into<T>, [src]

type Error = Infallible

The type returned in the event of a conversion error.

impl<T, U> TryInto<U> for T where
    U: TryFrom<T>, [src]

type Error = <U as TryFrom<T>>::Error

The type returned in the event of a conversion error.