Type Definition stm32g4::stm32g474::hrtim_common::bdteupr::R [−][src]
type R = R<u32, BDTEUPR>;
Reader of register BDTEUPR
Implementations
impl R
[src]
pub fn timx_eefr3(&self) -> TIMXEEFR3_R
[src]
Bit 22 - TIMxEEFR3
pub fn timx_cr2(&self) -> TIMXCR2_R
[src]
Bit 21 - TIMxCR2
pub fn timx_fltr(&self) -> TIMXFLTR_R
[src]
Bit 20 - HRTIM_FLTxR register update enable
pub fn timx_outr(&self) -> TIMXOUTR_R
[src]
Bit 19 - HRTIM_OUTxR register update enable
pub fn timx_chpr(&self) -> TIMXCHPR_R
[src]
Bit 18 - HRTIM_CHPxR register update enable
pub fn timx_rstr(&self) -> TIMXRSTR_R
[src]
Bit 17 - HRTIM_RSTxR register update enable
pub fn timx_eefr2(&self) -> TIMXEEFR2_R
[src]
Bit 16 - HRTIM_EEFxR2 register update enable
pub fn timx_eefr1(&self) -> TIMXEEFR1_R
[src]
Bit 15 - HRTIM_EEFxR1 register update enable
pub fn timx_rst2r(&self) -> TIMXRST2R_R
[src]
Bit 14 - HRTIM_RST2xR register update enable
pub fn timx_set2r(&self) -> TIMXSET2R_R
[src]
Bit 13 - HRTIM_SET2xR register update enable
pub fn timx_rst1r(&self) -> TIMXRST1R_R
[src]
Bit 12 - HRTIM_RST1xR register update enable
pub fn timx_set1r(&self) -> TIMXSET1R_R
[src]
Bit 11 - HRTIM_SET1xR register update enable
pub fn timx_dtx_r(&self) -> TIMX_DTXR_R
[src]
Bit 10 - HRTIM_DTxR register update enable
pub fn timx_cmp4(&self) -> TIMXCMP4_R
[src]
Bit 9 - HRTIM_CMP4xR register update enable
pub fn timx_cmp3(&self) -> TIMXCMP3_R
[src]
Bit 8 - HRTIM_CMP3xR register update enable
pub fn timx_cmp2(&self) -> TIMXCMP2_R
[src]
Bit 7 - HRTIM_CMP2xR register update enable
pub fn timx_cmp1(&self) -> TIMXCMP1_R
[src]
Bit 6 - HRTIM_CMP1xR register update enable
pub fn timx_rep(&self) -> TIMXREP_R
[src]
Bit 5 - HRTIM_REPxR register update enable
pub fn timx_per(&self) -> TIMXPER_R
[src]
Bit 4 - HRTIM_PERxR register update enable
pub fn timx_cnt(&self) -> TIMXCNT_R
[src]
Bit 3 - HRTIM_CNTxR register update enable
pub fn timx_dier(&self) -> TIMXDIER_R
[src]
Bit 2 - HRTIM_TIMxDIER register update enable
pub fn timx_icr(&self) -> TIMXICR_R
[src]
Bit 1 - HRTIM_TIMxICR register update enable
pub fn timx_cr(&self) -> TIMXCR_R
[src]
Bit 0 - HRTIM_TIMxCR register update enable