1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115
#[doc = "Reader of register VREFBUF_CSR"] pub type R = crate::R<u32, super::VREFBUF_CSR>; #[doc = "Writer for register VREFBUF_CSR"] pub type W = crate::W<u32, super::VREFBUF_CSR>; #[doc = "Register VREFBUF_CSR `reset()`'s with value 0x02"] impl crate::ResetValue for super::VREFBUF_CSR { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0x02 } } #[doc = "Reader of field `ENVR`"] pub type ENVR_R = crate::R<bool, bool>; #[doc = "Write proxy for field `ENVR`"] pub struct ENVR_W<'a> { w: &'a mut W, } impl<'a> ENVR_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !0x01) | ((value as u32) & 0x01); self.w } } #[doc = "Reader of field `HIZ`"] pub type HIZ_R = crate::R<bool, bool>; #[doc = "Write proxy for field `HIZ`"] pub struct HIZ_W<'a> { w: &'a mut W, } impl<'a> HIZ_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 1)) | (((value as u32) & 0x01) << 1); self.w } } #[doc = "Reader of field `VRR`"] pub type VRR_R = crate::R<bool, bool>; #[doc = "Reader of field `VRS`"] pub type VRS_R = crate::R<u8, u8>; #[doc = "Write proxy for field `VRS`"] pub struct VRS_W<'a> { w: &'a mut W, } impl<'a> VRS_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x03 << 4)) | (((value as u32) & 0x03) << 4); self.w } } impl R { #[doc = "Bit 0 - Enable Voltage Reference"] #[inline(always)] pub fn envr(&self) -> ENVR_R { ENVR_R::new((self.bits & 0x01) != 0) } #[doc = "Bit 1 - High impedence mode for the VREF_BUF"] #[inline(always)] pub fn hiz(&self) -> HIZ_R { HIZ_R::new(((self.bits >> 1) & 0x01) != 0) } #[doc = "Bit 3 - Voltage reference buffer ready"] #[inline(always)] pub fn vrr(&self) -> VRR_R { VRR_R::new(((self.bits >> 3) & 0x01) != 0) } #[doc = "Bits 4:5 - Voltage reference scale"] #[inline(always)] pub fn vrs(&self) -> VRS_R { VRS_R::new(((self.bits >> 4) & 0x03) as u8) } } impl W { #[doc = "Bit 0 - Enable Voltage Reference"] #[inline(always)] pub fn envr(&mut self) -> ENVR_W { ENVR_W { w: self } } #[doc = "Bit 1 - High impedence mode for the VREF_BUF"] #[inline(always)] pub fn hiz(&mut self) -> HIZ_W { HIZ_W { w: self } } #[doc = "Bits 4:5 - Voltage reference scale"] #[inline(always)] pub fn vrs(&mut self) -> VRS_W { VRS_W { w: self } } }