1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504
#[doc = "Reader of register DAC_CR"] pub type R = crate::R<u32, super::DAC_CR>; #[doc = "Writer for register DAC_CR"] pub type W = crate::W<u32, super::DAC_CR>; #[doc = "Register DAC_CR `reset()`'s with value 0"] impl crate::ResetValue for super::DAC_CR { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Reader of field `EN1`"] pub type EN1_R = crate::R<bool, bool>; #[doc = "Write proxy for field `EN1`"] pub struct EN1_W<'a> { w: &'a mut W, } impl<'a> EN1_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !0x01) | ((value as u32) & 0x01); self.w } } #[doc = "Reader of field `TEN1`"] pub type TEN1_R = crate::R<bool, bool>; #[doc = "Write proxy for field `TEN1`"] pub struct TEN1_W<'a> { w: &'a mut W, } impl<'a> TEN1_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 1)) | (((value as u32) & 0x01) << 1); self.w } } #[doc = "Reader of field `TSEL1`"] pub type TSEL1_R = crate::R<u8, u8>; #[doc = "Write proxy for field `TSEL1`"] pub struct TSEL1_W<'a> { w: &'a mut W, } impl<'a> TSEL1_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x0f << 2)) | (((value as u32) & 0x0f) << 2); self.w } } #[doc = "Reader of field `WAVE1`"] pub type WAVE1_R = crate::R<u8, u8>; #[doc = "Write proxy for field `WAVE1`"] pub struct WAVE1_W<'a> { w: &'a mut W, } impl<'a> WAVE1_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x03 << 6)) | (((value as u32) & 0x03) << 6); self.w } } #[doc = "Reader of field `MAMP1`"] pub type MAMP1_R = crate::R<u8, u8>; #[doc = "Write proxy for field `MAMP1`"] pub struct MAMP1_W<'a> { w: &'a mut W, } impl<'a> MAMP1_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x0f << 8)) | (((value as u32) & 0x0f) << 8); self.w } } #[doc = "Reader of field `DMAEN1`"] pub type DMAEN1_R = crate::R<bool, bool>; #[doc = "Write proxy for field `DMAEN1`"] pub struct DMAEN1_W<'a> { w: &'a mut W, } impl<'a> DMAEN1_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 12)) | (((value as u32) & 0x01) << 12); self.w } } #[doc = "Reader of field `DMAUDRIE1`"] pub type DMAUDRIE1_R = crate::R<bool, bool>; #[doc = "Write proxy for field `DMAUDRIE1`"] pub struct DMAUDRIE1_W<'a> { w: &'a mut W, } impl<'a> DMAUDRIE1_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 13)) | (((value as u32) & 0x01) << 13); self.w } } #[doc = "Reader of field `CEN1`"] pub type CEN1_R = crate::R<bool, bool>; #[doc = "Write proxy for field `CEN1`"] pub struct CEN1_W<'a> { w: &'a mut W, } impl<'a> CEN1_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 14)) | (((value as u32) & 0x01) << 14); self.w } } #[doc = "Reader of field `EN2`"] pub type EN2_R = crate::R<bool, bool>; #[doc = "Write proxy for field `EN2`"] pub struct EN2_W<'a> { w: &'a mut W, } impl<'a> EN2_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 16)) | (((value as u32) & 0x01) << 16); self.w } } #[doc = "Reader of field `TEN2`"] pub type TEN2_R = crate::R<bool, bool>; #[doc = "Write proxy for field `TEN2`"] pub struct TEN2_W<'a> { w: &'a mut W, } impl<'a> TEN2_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 17)) | (((value as u32) & 0x01) << 17); self.w } } #[doc = "Reader of field `TSEL2`"] pub type TSEL2_R = crate::R<u8, u8>; #[doc = "Write proxy for field `TSEL2`"] pub struct TSEL2_W<'a> { w: &'a mut W, } impl<'a> TSEL2_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x0f << 18)) | (((value as u32) & 0x0f) << 18); self.w } } #[doc = "Reader of field `WAVE2`"] pub type WAVE2_R = crate::R<u8, u8>; #[doc = "Write proxy for field `WAVE2`"] pub struct WAVE2_W<'a> { w: &'a mut W, } impl<'a> WAVE2_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x03 << 22)) | (((value as u32) & 0x03) << 22); self.w } } #[doc = "Reader of field `MAMP2`"] pub type MAMP2_R = crate::R<u8, u8>; #[doc = "Write proxy for field `MAMP2`"] pub struct MAMP2_W<'a> { w: &'a mut W, } impl<'a> MAMP2_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x0f << 24)) | (((value as u32) & 0x0f) << 24); self.w } } #[doc = "Reader of field `DMAEN2`"] pub type DMAEN2_R = crate::R<bool, bool>; #[doc = "Write proxy for field `DMAEN2`"] pub struct DMAEN2_W<'a> { w: &'a mut W, } impl<'a> DMAEN2_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 28)) | (((value as u32) & 0x01) << 28); self.w } } #[doc = "Reader of field `DMAUDRIE2`"] pub type DMAUDRIE2_R = crate::R<bool, bool>; #[doc = "Write proxy for field `DMAUDRIE2`"] pub struct DMAUDRIE2_W<'a> { w: &'a mut W, } impl<'a> DMAUDRIE2_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 29)) | (((value as u32) & 0x01) << 29); self.w } } #[doc = "Reader of field `CEN2`"] pub type CEN2_R = crate::R<bool, bool>; #[doc = "Write proxy for field `CEN2`"] pub struct CEN2_W<'a> { w: &'a mut W, } impl<'a> CEN2_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 30)) | (((value as u32) & 0x01) << 30); self.w } } impl R { #[doc = "Bit 0 - DAC channel1 enable This bit is set and cleared by software to enable/disable DAC channel1."] #[inline(always)] pub fn en1(&self) -> EN1_R { EN1_R::new((self.bits & 0x01) != 0) } #[doc = "Bit 1 - DAC channel1 trigger enable"] #[inline(always)] pub fn ten1(&self) -> TEN1_R { TEN1_R::new(((self.bits >> 1) & 0x01) != 0) } #[doc = "Bits 2:5 - DAC channel1 trigger selection These bits select the external event used to trigger DAC channel1. Note: Only used if bit TEN1 = 1 (DAC channel1 trigger enabled)."] #[inline(always)] pub fn tsel1(&self) -> TSEL1_R { TSEL1_R::new(((self.bits >> 2) & 0x0f) as u8) } #[doc = "Bits 6:7 - DAC channel1 noise/triangle wave generation enable These bits are set and cleared by software. Note: Only used if bit TEN1 = 1 (DAC channel1 trigger enabled)."] #[inline(always)] pub fn wave1(&self) -> WAVE1_R { WAVE1_R::new(((self.bits >> 6) & 0x03) as u8) } #[doc = "Bits 8:11 - DAC channel1 mask/amplitude selector These bits are written by software to select mask in wave generation mode or amplitude in triangle generation mode. = 1011: Unmask bits\\[11:0\\] of LFSR/ triangle amplitude equal to 4095"] #[inline(always)] pub fn mamp1(&self) -> MAMP1_R { MAMP1_R::new(((self.bits >> 8) & 0x0f) as u8) } #[doc = "Bit 12 - DAC channel1 DMA enable This bit is set and cleared by software."] #[inline(always)] pub fn dmaen1(&self) -> DMAEN1_R { DMAEN1_R::new(((self.bits >> 12) & 0x01) != 0) } #[doc = "Bit 13 - DAC channel1 DMA Underrun Interrupt enable This bit is set and cleared by software."] #[inline(always)] pub fn dmaudrie1(&self) -> DMAUDRIE1_R { DMAUDRIE1_R::new(((self.bits >> 13) & 0x01) != 0) } #[doc = "Bit 14 - DAC Channel 1 calibration enable This bit is set and cleared by software to enable/disable DAC channel 1 calibration, it can be written only if bit EN1=0 into DAC_CR (the calibration mode can be entered/exit only when the DAC channel is disabled) Otherwise, the write operation is ignored."] #[inline(always)] pub fn cen1(&self) -> CEN1_R { CEN1_R::new(((self.bits >> 14) & 0x01) != 0) } #[doc = "Bit 16 - DAC channel2 enable This bit is set and cleared by software to enable/disable DAC channel2."] #[inline(always)] pub fn en2(&self) -> EN2_R { EN2_R::new(((self.bits >> 16) & 0x01) != 0) } #[doc = "Bit 17 - DAC channel2 trigger enable"] #[inline(always)] pub fn ten2(&self) -> TEN2_R { TEN2_R::new(((self.bits >> 17) & 0x01) != 0) } #[doc = "Bits 18:21 - DAC channel2 trigger selection These bits select the external event used to trigger DAC channel2 Note: Only used if bit TEN2 = 1 (DAC channel2 trigger enabled)."] #[inline(always)] pub fn tsel2(&self) -> TSEL2_R { TSEL2_R::new(((self.bits >> 18) & 0x0f) as u8) } #[doc = "Bits 22:23 - DAC channel2 noise/triangle wave generation enable These bits are set/reset by software. 1x: Triangle wave generation enabled Note: Only used if bit TEN2 = 1 (DAC channel2 trigger enabled)"] #[inline(always)] pub fn wave2(&self) -> WAVE2_R { WAVE2_R::new(((self.bits >> 22) & 0x03) as u8) } #[doc = "Bits 24:27 - DAC channel2 mask/amplitude selector These bits are written by software to select mask in wave generation mode or amplitude in triangle generation mode. = 1011: Unmask bits\\[11:0\\] of LFSR/ triangle amplitude equal to 4095"] #[inline(always)] pub fn mamp2(&self) -> MAMP2_R { MAMP2_R::new(((self.bits >> 24) & 0x0f) as u8) } #[doc = "Bit 28 - DAC channel2 DMA enable This bit is set and cleared by software."] #[inline(always)] pub fn dmaen2(&self) -> DMAEN2_R { DMAEN2_R::new(((self.bits >> 28) & 0x01) != 0) } #[doc = "Bit 29 - DAC channel2 DMA underrun interrupt enable This bit is set and cleared by software."] #[inline(always)] pub fn dmaudrie2(&self) -> DMAUDRIE2_R { DMAUDRIE2_R::new(((self.bits >> 29) & 0x01) != 0) } #[doc = "Bit 30 - DAC Channel 2 calibration enable This bit is set and cleared by software to enable/disable DAC channel 2 calibration, it can be written only if bit EN2=0 into DAC_CR (the calibration mode can be entered/exit only when the DAC channel is disabled) Otherwise, the write operation is ignored."] #[inline(always)] pub fn cen2(&self) -> CEN2_R { CEN2_R::new(((self.bits >> 30) & 0x01) != 0) } } impl W { #[doc = "Bit 0 - DAC channel1 enable This bit is set and cleared by software to enable/disable DAC channel1."] #[inline(always)] pub fn en1(&mut self) -> EN1_W { EN1_W { w: self } } #[doc = "Bit 1 - DAC channel1 trigger enable"] #[inline(always)] pub fn ten1(&mut self) -> TEN1_W { TEN1_W { w: self } } #[doc = "Bits 2:5 - DAC channel1 trigger selection These bits select the external event used to trigger DAC channel1. Note: Only used if bit TEN1 = 1 (DAC channel1 trigger enabled)."] #[inline(always)] pub fn tsel1(&mut self) -> TSEL1_W { TSEL1_W { w: self } } #[doc = "Bits 6:7 - DAC channel1 noise/triangle wave generation enable These bits are set and cleared by software. Note: Only used if bit TEN1 = 1 (DAC channel1 trigger enabled)."] #[inline(always)] pub fn wave1(&mut self) -> WAVE1_W { WAVE1_W { w: self } } #[doc = "Bits 8:11 - DAC channel1 mask/amplitude selector These bits are written by software to select mask in wave generation mode or amplitude in triangle generation mode. = 1011: Unmask bits\\[11:0\\] of LFSR/ triangle amplitude equal to 4095"] #[inline(always)] pub fn mamp1(&mut self) -> MAMP1_W { MAMP1_W { w: self } } #[doc = "Bit 12 - DAC channel1 DMA enable This bit is set and cleared by software."] #[inline(always)] pub fn dmaen1(&mut self) -> DMAEN1_W { DMAEN1_W { w: self } } #[doc = "Bit 13 - DAC channel1 DMA Underrun Interrupt enable This bit is set and cleared by software."] #[inline(always)] pub fn dmaudrie1(&mut self) -> DMAUDRIE1_W { DMAUDRIE1_W { w: self } } #[doc = "Bit 14 - DAC Channel 1 calibration enable This bit is set and cleared by software to enable/disable DAC channel 1 calibration, it can be written only if bit EN1=0 into DAC_CR (the calibration mode can be entered/exit only when the DAC channel is disabled) Otherwise, the write operation is ignored."] #[inline(always)] pub fn cen1(&mut self) -> CEN1_W { CEN1_W { w: self } } #[doc = "Bit 16 - DAC channel2 enable This bit is set and cleared by software to enable/disable DAC channel2."] #[inline(always)] pub fn en2(&mut self) -> EN2_W { EN2_W { w: self } } #[doc = "Bit 17 - DAC channel2 trigger enable"] #[inline(always)] pub fn ten2(&mut self) -> TEN2_W { TEN2_W { w: self } } #[doc = "Bits 18:21 - DAC channel2 trigger selection These bits select the external event used to trigger DAC channel2 Note: Only used if bit TEN2 = 1 (DAC channel2 trigger enabled)."] #[inline(always)] pub fn tsel2(&mut self) -> TSEL2_W { TSEL2_W { w: self } } #[doc = "Bits 22:23 - DAC channel2 noise/triangle wave generation enable These bits are set/reset by software. 1x: Triangle wave generation enabled Note: Only used if bit TEN2 = 1 (DAC channel2 trigger enabled)"] #[inline(always)] pub fn wave2(&mut self) -> WAVE2_W { WAVE2_W { w: self } } #[doc = "Bits 24:27 - DAC channel2 mask/amplitude selector These bits are written by software to select mask in wave generation mode or amplitude in triangle generation mode. = 1011: Unmask bits\\[11:0\\] of LFSR/ triangle amplitude equal to 4095"] #[inline(always)] pub fn mamp2(&mut self) -> MAMP2_W { MAMP2_W { w: self } } #[doc = "Bit 28 - DAC channel2 DMA enable This bit is set and cleared by software."] #[inline(always)] pub fn dmaen2(&mut self) -> DMAEN2_W { DMAEN2_W { w: self } } #[doc = "Bit 29 - DAC channel2 DMA underrun interrupt enable This bit is set and cleared by software."] #[inline(always)] pub fn dmaudrie2(&mut self) -> DMAUDRIE2_W { DMAUDRIE2_W { w: self } } #[doc = "Bit 30 - DAC Channel 2 calibration enable This bit is set and cleared by software to enable/disable DAC channel 2 calibration, it can be written only if bit EN2=0 into DAC_CR (the calibration mode can be entered/exit only when the DAC channel is disabled) Otherwise, the write operation is ignored."] #[inline(always)] pub fn cen2(&mut self) -> CEN2_W { CEN2_W { w: self } } }