1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156
#[doc = "Reader of register RG3CR"] pub type R = crate::R<u32, super::RG3CR>; #[doc = "Writer for register RG3CR"] pub type W = crate::W<u32, super::RG3CR>; #[doc = "Register RG3CR `reset()`'s with value 0"] impl crate::ResetValue for super::RG3CR { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Reader of field `SIG_ID`"] pub type SIG_ID_R = crate::R<u8, u8>; #[doc = "Write proxy for field `SIG_ID`"] pub struct SIG_ID_W<'a> { w: &'a mut W, } impl<'a> SIG_ID_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !0x1f) | ((value as u32) & 0x1f); self.w } } #[doc = "Reader of field `OIE`"] pub type OIE_R = crate::R<bool, bool>; #[doc = "Write proxy for field `OIE`"] pub struct OIE_W<'a> { w: &'a mut W, } impl<'a> OIE_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 8)) | (((value as u32) & 0x01) << 8); self.w } } #[doc = "Reader of field `GE`"] pub type GE_R = crate::R<bool, bool>; #[doc = "Write proxy for field `GE`"] pub struct GE_W<'a> { w: &'a mut W, } impl<'a> GE_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 16)) | (((value as u32) & 0x01) << 16); self.w } } #[doc = "Reader of field `GPOL`"] pub type GPOL_R = crate::R<u8, u8>; #[doc = "Write proxy for field `GPOL`"] pub struct GPOL_W<'a> { w: &'a mut W, } impl<'a> GPOL_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x03 << 17)) | (((value as u32) & 0x03) << 17); self.w } } #[doc = "Reader of field `GNBREQ`"] pub type GNBREQ_R = crate::R<u8, u8>; #[doc = "Write proxy for field `GNBREQ`"] pub struct GNBREQ_W<'a> { w: &'a mut W, } impl<'a> GNBREQ_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x1f << 19)) | (((value as u32) & 0x1f) << 19); self.w } } impl R { #[doc = "Bits 0:4 - DMA request trigger input selected"] #[inline(always)] pub fn sig_id(&self) -> SIG_ID_R { SIG_ID_R::new((self.bits & 0x1f) as u8) } #[doc = "Bit 8 - Interrupt enable at trigger event overrun"] #[inline(always)] pub fn oie(&self) -> OIE_R { OIE_R::new(((self.bits >> 8) & 0x01) != 0) } #[doc = "Bit 16 - DMA request generator channel enable/disable"] #[inline(always)] pub fn ge(&self) -> GE_R { GE_R::new(((self.bits >> 16) & 0x01) != 0) } #[doc = "Bits 17:18 - DMA request generator trigger event type selection Defines the trigger event on the selected DMA request trigger input"] #[inline(always)] pub fn gpol(&self) -> GPOL_R { GPOL_R::new(((self.bits >> 17) & 0x03) as u8) } #[doc = "Bits 19:23 - Number of DMA requests to generate Defines the number of DMA requests generated after a trigger event, then stop generating. The actual number of generated DMA requests is GNBREQ+1. Note: This field can only be written when GE bit is reset."] #[inline(always)] pub fn gnbreq(&self) -> GNBREQ_R { GNBREQ_R::new(((self.bits >> 19) & 0x1f) as u8) } } impl W { #[doc = "Bits 0:4 - DMA request trigger input selected"] #[inline(always)] pub fn sig_id(&mut self) -> SIG_ID_W { SIG_ID_W { w: self } } #[doc = "Bit 8 - Interrupt enable at trigger event overrun"] #[inline(always)] pub fn oie(&mut self) -> OIE_W { OIE_W { w: self } } #[doc = "Bit 16 - DMA request generator channel enable/disable"] #[inline(always)] pub fn ge(&mut self) -> GE_W { GE_W { w: self } } #[doc = "Bits 17:18 - DMA request generator trigger event type selection Defines the trigger event on the selected DMA request trigger input"] #[inline(always)] pub fn gpol(&mut self) -> GPOL_W { GPOL_W { w: self } } #[doc = "Bits 19:23 - Number of DMA requests to generate Defines the number of DMA requests generated after a trigger event, then stop generating. The actual number of generated DMA requests is GNBREQ+1. Note: This field can only be written when GE bit is reset."] #[inline(always)] pub fn gnbreq(&mut self) -> GNBREQ_W { GNBREQ_W { w: self } } }