Type Definition stm32g0::stm32g031::rtc::MISR[−][src]

type MISR = Reg<u32, _MISR>;

masked interrupt status register

This register you can read. See API.

For information about available fields see misr module

Trait Implementations

impl Readable for MISR[src]

read() method returns misr::R reader structure