1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647
#[doc = "Reader of register CR2"] pub type R = crate::R<u32, super::CR2>; #[doc = "Writer for register CR2"] pub type W = crate::W<u32, super::CR2>; #[doc = "Register CR2 `reset()`'s with value 0"] impl crate::ResetValue for super::CR2 { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Reader of field `OIS4`"] pub type OIS4_R = crate::R<bool, bool>; #[doc = "Write proxy for field `OIS4`"] pub struct OIS4_W<'a> { w: &'a mut W, } impl<'a> OIS4_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 14)) | (((value as u32) & 0x01) << 14); self.w } } #[doc = "Reader of field `OIS3N`"] pub type OIS3N_R = crate::R<bool, bool>; #[doc = "Write proxy for field `OIS3N`"] pub struct OIS3N_W<'a> { w: &'a mut W, } impl<'a> OIS3N_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 13)) | (((value as u32) & 0x01) << 13); self.w } } #[doc = "Reader of field `OIS3`"] pub type OIS3_R = crate::R<bool, bool>; #[doc = "Write proxy for field `OIS3`"] pub struct OIS3_W<'a> { w: &'a mut W, } impl<'a> OIS3_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 12)) | (((value as u32) & 0x01) << 12); self.w } } #[doc = "Reader of field `OIS2N`"] pub type OIS2N_R = crate::R<bool, bool>; #[doc = "Write proxy for field `OIS2N`"] pub struct OIS2N_W<'a> { w: &'a mut W, } impl<'a> OIS2N_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 11)) | (((value as u32) & 0x01) << 11); self.w } } #[doc = "Reader of field `OIS2`"] pub type OIS2_R = crate::R<bool, bool>; #[doc = "Write proxy for field `OIS2`"] pub struct OIS2_W<'a> { w: &'a mut W, } impl<'a> OIS2_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 10)) | (((value as u32) & 0x01) << 10); self.w } } #[doc = "Reader of field `OIS1N`"] pub type OIS1N_R = crate::R<bool, bool>; #[doc = "Write proxy for field `OIS1N`"] pub struct OIS1N_W<'a> { w: &'a mut W, } impl<'a> OIS1N_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 9)) | (((value as u32) & 0x01) << 9); self.w } } #[doc = "Reader of field `OIS1`"] pub type OIS1_R = crate::R<bool, bool>; #[doc = "Write proxy for field `OIS1`"] pub struct OIS1_W<'a> { w: &'a mut W, } impl<'a> OIS1_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 8)) | (((value as u32) & 0x01) << 8); self.w } } #[doc = "TI1 selection\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum TI1S_A { #[doc = "0: The TIMx_CH1 pin is connected to TI1 input"] NORMAL = 0, #[doc = "1: The TIMx_CH1, CH2, CH3 pins are connected to TI1 input"] XOR = 1, } impl From<TI1S_A> for bool { #[inline(always)] fn from(variant: TI1S_A) -> Self { variant as u8 != 0 } } #[doc = "Reader of field `TI1S`"] pub type TI1S_R = crate::R<bool, TI1S_A>; impl TI1S_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> TI1S_A { match self.bits { false => TI1S_A::NORMAL, true => TI1S_A::XOR, } } #[doc = "Checks if the value of the field is `NORMAL`"] #[inline(always)] pub fn is_normal(&self) -> bool { *self == TI1S_A::NORMAL } #[doc = "Checks if the value of the field is `XOR`"] #[inline(always)] pub fn is_xor(&self) -> bool { *self == TI1S_A::XOR } } #[doc = "Write proxy for field `TI1S`"] pub struct TI1S_W<'a> { w: &'a mut W, } impl<'a> TI1S_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: TI1S_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "The TIMx_CH1 pin is connected to TI1 input"] #[inline(always)] pub fn normal(self) -> &'a mut W { self.variant(TI1S_A::NORMAL) } #[doc = "The TIMx_CH1, CH2, CH3 pins are connected to TI1 input"] #[inline(always)] pub fn xor(self) -> &'a mut W { self.variant(TI1S_A::XOR) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 7)) | (((value as u32) & 0x01) << 7); self.w } } #[doc = "Master mode selection\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] #[repr(u8)] pub enum MMS_A { #[doc = "0: The UG bit from the TIMx_EGR register is used as trigger output"] RESET = 0, #[doc = "1: The counter enable signal, CNT_EN, is used as trigger output"] ENABLE = 1, #[doc = "2: The update event is selected as trigger output"] UPDATE = 2, #[doc = "3: The trigger output send a positive pulse when the CC1IF flag it to be set, as soon as a capture or a compare match occurred"] COMPAREPULSE = 3, #[doc = "4: OC1REF signal is used as trigger output"] COMPAREOC1 = 4, #[doc = "5: OC2REF signal is used as trigger output"] COMPAREOC2 = 5, #[doc = "6: OC3REF signal is used as trigger output"] COMPAREOC3 = 6, #[doc = "7: OC4REF signal is used as trigger output"] COMPAREOC4 = 7, } impl From<MMS_A> for u8 { #[inline(always)] fn from(variant: MMS_A) -> Self { variant as _ } } #[doc = "Reader of field `MMS`"] pub type MMS_R = crate::R<u8, MMS_A>; impl MMS_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> MMS_A { match self.bits { 0 => MMS_A::RESET, 1 => MMS_A::ENABLE, 2 => MMS_A::UPDATE, 3 => MMS_A::COMPAREPULSE, 4 => MMS_A::COMPAREOC1, 5 => MMS_A::COMPAREOC2, 6 => MMS_A::COMPAREOC3, 7 => MMS_A::COMPAREOC4, _ => unreachable!(), } } #[doc = "Checks if the value of the field is `RESET`"] #[inline(always)] pub fn is_reset(&self) -> bool { *self == MMS_A::RESET } #[doc = "Checks if the value of the field is `ENABLE`"] #[inline(always)] pub fn is_enable(&self) -> bool { *self == MMS_A::ENABLE } #[doc = "Checks if the value of the field is `UPDATE`"] #[inline(always)] pub fn is_update(&self) -> bool { *self == MMS_A::UPDATE } #[doc = "Checks if the value of the field is `COMPAREPULSE`"] #[inline(always)] pub fn is_compare_pulse(&self) -> bool { *self == MMS_A::COMPAREPULSE } #[doc = "Checks if the value of the field is `COMPAREOC1`"] #[inline(always)] pub fn is_compare_oc1(&self) -> bool { *self == MMS_A::COMPAREOC1 } #[doc = "Checks if the value of the field is `COMPAREOC2`"] #[inline(always)] pub fn is_compare_oc2(&self) -> bool { *self == MMS_A::COMPAREOC2 } #[doc = "Checks if the value of the field is `COMPAREOC3`"] #[inline(always)] pub fn is_compare_oc3(&self) -> bool { *self == MMS_A::COMPAREOC3 } #[doc = "Checks if the value of the field is `COMPAREOC4`"] #[inline(always)] pub fn is_compare_oc4(&self) -> bool { *self == MMS_A::COMPAREOC4 } } #[doc = "Write proxy for field `MMS`"] pub struct MMS_W<'a> { w: &'a mut W, } impl<'a> MMS_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: MMS_A) -> &'a mut W { { self.bits(variant.into()) } } #[doc = "The UG bit from the TIMx_EGR register is used as trigger output"] #[inline(always)] pub fn reset(self) -> &'a mut W { self.variant(MMS_A::RESET) } #[doc = "The counter enable signal, CNT_EN, is used as trigger output"] #[inline(always)] pub fn enable(self) -> &'a mut W { self.variant(MMS_A::ENABLE) } #[doc = "The update event is selected as trigger output"] #[inline(always)] pub fn update(self) -> &'a mut W { self.variant(MMS_A::UPDATE) } #[doc = "The trigger output send a positive pulse when the CC1IF flag it to be set, as soon as a capture or a compare match occurred"] #[inline(always)] pub fn compare_pulse(self) -> &'a mut W { self.variant(MMS_A::COMPAREPULSE) } #[doc = "OC1REF signal is used as trigger output"] #[inline(always)] pub fn compare_oc1(self) -> &'a mut W { self.variant(MMS_A::COMPAREOC1) } #[doc = "OC2REF signal is used as trigger output"] #[inline(always)] pub fn compare_oc2(self) -> &'a mut W { self.variant(MMS_A::COMPAREOC2) } #[doc = "OC3REF signal is used as trigger output"] #[inline(always)] pub fn compare_oc3(self) -> &'a mut W { self.variant(MMS_A::COMPAREOC3) } #[doc = "OC4REF signal is used as trigger output"] #[inline(always)] pub fn compare_oc4(self) -> &'a mut W { self.variant(MMS_A::COMPAREOC4) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x07 << 4)) | (((value as u32) & 0x07) << 4); self.w } } #[doc = "Capture/compare DMA selection\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum CCDS_A { #[doc = "0: CCx DMA request sent when CCx event occurs"] ONCOMPARE = 0, #[doc = "1: CCx DMA request sent when update event occurs"] ONUPDATE = 1, } impl From<CCDS_A> for bool { #[inline(always)] fn from(variant: CCDS_A) -> Self { variant as u8 != 0 } } #[doc = "Reader of field `CCDS`"] pub type CCDS_R = crate::R<bool, CCDS_A>; impl CCDS_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> CCDS_A { match self.bits { false => CCDS_A::ONCOMPARE, true => CCDS_A::ONUPDATE, } } #[doc = "Checks if the value of the field is `ONCOMPARE`"] #[inline(always)] pub fn is_on_compare(&self) -> bool { *self == CCDS_A::ONCOMPARE } #[doc = "Checks if the value of the field is `ONUPDATE`"] #[inline(always)] pub fn is_on_update(&self) -> bool { *self == CCDS_A::ONUPDATE } } #[doc = "Write proxy for field `CCDS`"] pub struct CCDS_W<'a> { w: &'a mut W, } impl<'a> CCDS_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: CCDS_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "CCx DMA request sent when CCx event occurs"] #[inline(always)] pub fn on_compare(self) -> &'a mut W { self.variant(CCDS_A::ONCOMPARE) } #[doc = "CCx DMA request sent when update event occurs"] #[inline(always)] pub fn on_update(self) -> &'a mut W { self.variant(CCDS_A::ONUPDATE) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 3)) | (((value as u32) & 0x01) << 3); self.w } } #[doc = "Reader of field `CCUS`"] pub type CCUS_R = crate::R<bool, bool>; #[doc = "Write proxy for field `CCUS`"] pub struct CCUS_W<'a> { w: &'a mut W, } impl<'a> CCUS_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 2)) | (((value as u32) & 0x01) << 2); self.w } } #[doc = "Reader of field `CCPC`"] pub type CCPC_R = crate::R<bool, bool>; #[doc = "Write proxy for field `CCPC`"] pub struct CCPC_W<'a> { w: &'a mut W, } impl<'a> CCPC_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !0x01) | ((value as u32) & 0x01); self.w } } impl R { #[doc = "Bit 14 - Output Idle state 4"] #[inline(always)] pub fn ois4(&self) -> OIS4_R { OIS4_R::new(((self.bits >> 14) & 0x01) != 0) } #[doc = "Bit 13 - Output Idle state 3"] #[inline(always)] pub fn ois3n(&self) -> OIS3N_R { OIS3N_R::new(((self.bits >> 13) & 0x01) != 0) } #[doc = "Bit 12 - Output Idle state 3"] #[inline(always)] pub fn ois3(&self) -> OIS3_R { OIS3_R::new(((self.bits >> 12) & 0x01) != 0) } #[doc = "Bit 11 - Output Idle state 2"] #[inline(always)] pub fn ois2n(&self) -> OIS2N_R { OIS2N_R::new(((self.bits >> 11) & 0x01) != 0) } #[doc = "Bit 10 - Output Idle state 2"] #[inline(always)] pub fn ois2(&self) -> OIS2_R { OIS2_R::new(((self.bits >> 10) & 0x01) != 0) } #[doc = "Bit 9 - Output Idle state 1"] #[inline(always)] pub fn ois1n(&self) -> OIS1N_R { OIS1N_R::new(((self.bits >> 9) & 0x01) != 0) } #[doc = "Bit 8 - Output Idle state 1"] #[inline(always)] pub fn ois1(&self) -> OIS1_R { OIS1_R::new(((self.bits >> 8) & 0x01) != 0) } #[doc = "Bit 7 - TI1 selection"] #[inline(always)] pub fn ti1s(&self) -> TI1S_R { TI1S_R::new(((self.bits >> 7) & 0x01) != 0) } #[doc = "Bits 4:6 - Master mode selection"] #[inline(always)] pub fn mms(&self) -> MMS_R { MMS_R::new(((self.bits >> 4) & 0x07) as u8) } #[doc = "Bit 3 - Capture/compare DMA selection"] #[inline(always)] pub fn ccds(&self) -> CCDS_R { CCDS_R::new(((self.bits >> 3) & 0x01) != 0) } #[doc = "Bit 2 - Capture/compare control update selection"] #[inline(always)] pub fn ccus(&self) -> CCUS_R { CCUS_R::new(((self.bits >> 2) & 0x01) != 0) } #[doc = "Bit 0 - Capture/compare preloaded control"] #[inline(always)] pub fn ccpc(&self) -> CCPC_R { CCPC_R::new((self.bits & 0x01) != 0) } } impl W { #[doc = "Bit 14 - Output Idle state 4"] #[inline(always)] pub fn ois4(&mut self) -> OIS4_W { OIS4_W { w: self } } #[doc = "Bit 13 - Output Idle state 3"] #[inline(always)] pub fn ois3n(&mut self) -> OIS3N_W { OIS3N_W { w: self } } #[doc = "Bit 12 - Output Idle state 3"] #[inline(always)] pub fn ois3(&mut self) -> OIS3_W { OIS3_W { w: self } } #[doc = "Bit 11 - Output Idle state 2"] #[inline(always)] pub fn ois2n(&mut self) -> OIS2N_W { OIS2N_W { w: self } } #[doc = "Bit 10 - Output Idle state 2"] #[inline(always)] pub fn ois2(&mut self) -> OIS2_W { OIS2_W { w: self } } #[doc = "Bit 9 - Output Idle state 1"] #[inline(always)] pub fn ois1n(&mut self) -> OIS1N_W { OIS1N_W { w: self } } #[doc = "Bit 8 - Output Idle state 1"] #[inline(always)] pub fn ois1(&mut self) -> OIS1_W { OIS1_W { w: self } } #[doc = "Bit 7 - TI1 selection"] #[inline(always)] pub fn ti1s(&mut self) -> TI1S_W { TI1S_W { w: self } } #[doc = "Bits 4:6 - Master mode selection"] #[inline(always)] pub fn mms(&mut self) -> MMS_W { MMS_W { w: self } } #[doc = "Bit 3 - Capture/compare DMA selection"] #[inline(always)] pub fn ccds(&mut self) -> CCDS_W { CCDS_W { w: self } } #[doc = "Bit 2 - Capture/compare control update selection"] #[inline(always)] pub fn ccus(&mut self) -> CCUS_W { CCUS_W { w: self } } #[doc = "Bit 0 - Capture/compare preloaded control"] #[inline(always)] pub fn ccpc(&mut self) -> CCPC_W { CCPC_W { w: self } } }