1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530
#[doc = "Reader of register ACR"] pub type R = crate::R<u32, super::ACR>; #[doc = "Writer for register ACR"] pub type W = crate::W<u32, super::ACR>; #[doc = "Register ACR `reset()`'s with value 0"] impl crate::ResetValue for super::ACR { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Latency\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] #[repr(u8)] pub enum LATENCY_A { #[doc = "0: 0 wait states"] WS0 = 0, #[doc = "1: 1 wait states"] WS1 = 1, #[doc = "2: 2 wait states"] WS2 = 2, #[doc = "3: 3 wait states"] WS3 = 3, #[doc = "4: 4 wait states"] WS4 = 4, #[doc = "5: 5 wait states"] WS5 = 5, #[doc = "6: 6 wait states"] WS6 = 6, #[doc = "7: 7 wait states"] WS7 = 7, #[doc = "8: 8 wait states"] WS8 = 8, #[doc = "9: 9 wait states"] WS9 = 9, #[doc = "10: 10 wait states"] WS10 = 10, #[doc = "11: 11 wait states"] WS11 = 11, #[doc = "12: 12 wait states"] WS12 = 12, #[doc = "13: 13 wait states"] WS13 = 13, #[doc = "14: 14 wait states"] WS14 = 14, #[doc = "15: 15 wait states"] WS15 = 15, } impl From<LATENCY_A> for u8 { #[inline(always)] fn from(variant: LATENCY_A) -> Self { variant as _ } } #[doc = "Reader of field `LATENCY`"] pub type LATENCY_R = crate::R<u8, LATENCY_A>; impl LATENCY_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> LATENCY_A { match self.bits { 0 => LATENCY_A::WS0, 1 => LATENCY_A::WS1, 2 => LATENCY_A::WS2, 3 => LATENCY_A::WS3, 4 => LATENCY_A::WS4, 5 => LATENCY_A::WS5, 6 => LATENCY_A::WS6, 7 => LATENCY_A::WS7, 8 => LATENCY_A::WS8, 9 => LATENCY_A::WS9, 10 => LATENCY_A::WS10, 11 => LATENCY_A::WS11, 12 => LATENCY_A::WS12, 13 => LATENCY_A::WS13, 14 => LATENCY_A::WS14, 15 => LATENCY_A::WS15, _ => unreachable!(), } } #[doc = "Checks if the value of the field is `WS0`"] #[inline(always)] pub fn is_ws0(&self) -> bool { *self == LATENCY_A::WS0 } #[doc = "Checks if the value of the field is `WS1`"] #[inline(always)] pub fn is_ws1(&self) -> bool { *self == LATENCY_A::WS1 } #[doc = "Checks if the value of the field is `WS2`"] #[inline(always)] pub fn is_ws2(&self) -> bool { *self == LATENCY_A::WS2 } #[doc = "Checks if the value of the field is `WS3`"] #[inline(always)] pub fn is_ws3(&self) -> bool { *self == LATENCY_A::WS3 } #[doc = "Checks if the value of the field is `WS4`"] #[inline(always)] pub fn is_ws4(&self) -> bool { *self == LATENCY_A::WS4 } #[doc = "Checks if the value of the field is `WS5`"] #[inline(always)] pub fn is_ws5(&self) -> bool { *self == LATENCY_A::WS5 } #[doc = "Checks if the value of the field is `WS6`"] #[inline(always)] pub fn is_ws6(&self) -> bool { *self == LATENCY_A::WS6 } #[doc = "Checks if the value of the field is `WS7`"] #[inline(always)] pub fn is_ws7(&self) -> bool { *self == LATENCY_A::WS7 } #[doc = "Checks if the value of the field is `WS8`"] #[inline(always)] pub fn is_ws8(&self) -> bool { *self == LATENCY_A::WS8 } #[doc = "Checks if the value of the field is `WS9`"] #[inline(always)] pub fn is_ws9(&self) -> bool { *self == LATENCY_A::WS9 } #[doc = "Checks if the value of the field is `WS10`"] #[inline(always)] pub fn is_ws10(&self) -> bool { *self == LATENCY_A::WS10 } #[doc = "Checks if the value of the field is `WS11`"] #[inline(always)] pub fn is_ws11(&self) -> bool { *self == LATENCY_A::WS11 } #[doc = "Checks if the value of the field is `WS12`"] #[inline(always)] pub fn is_ws12(&self) -> bool { *self == LATENCY_A::WS12 } #[doc = "Checks if the value of the field is `WS13`"] #[inline(always)] pub fn is_ws13(&self) -> bool { *self == LATENCY_A::WS13 } #[doc = "Checks if the value of the field is `WS14`"] #[inline(always)] pub fn is_ws14(&self) -> bool { *self == LATENCY_A::WS14 } #[doc = "Checks if the value of the field is `WS15`"] #[inline(always)] pub fn is_ws15(&self) -> bool { *self == LATENCY_A::WS15 } } #[doc = "Write proxy for field `LATENCY`"] pub struct LATENCY_W<'a> { w: &'a mut W, } impl<'a> LATENCY_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: LATENCY_A) -> &'a mut W { { self.bits(variant.into()) } } #[doc = "0 wait states"] #[inline(always)] pub fn ws0(self) -> &'a mut W { self.variant(LATENCY_A::WS0) } #[doc = "1 wait states"] #[inline(always)] pub fn ws1(self) -> &'a mut W { self.variant(LATENCY_A::WS1) } #[doc = "2 wait states"] #[inline(always)] pub fn ws2(self) -> &'a mut W { self.variant(LATENCY_A::WS2) } #[doc = "3 wait states"] #[inline(always)] pub fn ws3(self) -> &'a mut W { self.variant(LATENCY_A::WS3) } #[doc = "4 wait states"] #[inline(always)] pub fn ws4(self) -> &'a mut W { self.variant(LATENCY_A::WS4) } #[doc = "5 wait states"] #[inline(always)] pub fn ws5(self) -> &'a mut W { self.variant(LATENCY_A::WS5) } #[doc = "6 wait states"] #[inline(always)] pub fn ws6(self) -> &'a mut W { self.variant(LATENCY_A::WS6) } #[doc = "7 wait states"] #[inline(always)] pub fn ws7(self) -> &'a mut W { self.variant(LATENCY_A::WS7) } #[doc = "8 wait states"] #[inline(always)] pub fn ws8(self) -> &'a mut W { self.variant(LATENCY_A::WS8) } #[doc = "9 wait states"] #[inline(always)] pub fn ws9(self) -> &'a mut W { self.variant(LATENCY_A::WS9) } #[doc = "10 wait states"] #[inline(always)] pub fn ws10(self) -> &'a mut W { self.variant(LATENCY_A::WS10) } #[doc = "11 wait states"] #[inline(always)] pub fn ws11(self) -> &'a mut W { self.variant(LATENCY_A::WS11) } #[doc = "12 wait states"] #[inline(always)] pub fn ws12(self) -> &'a mut W { self.variant(LATENCY_A::WS12) } #[doc = "13 wait states"] #[inline(always)] pub fn ws13(self) -> &'a mut W { self.variant(LATENCY_A::WS13) } #[doc = "14 wait states"] #[inline(always)] pub fn ws14(self) -> &'a mut W { self.variant(LATENCY_A::WS14) } #[doc = "15 wait states"] #[inline(always)] pub fn ws15(self) -> &'a mut W { self.variant(LATENCY_A::WS15) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !0x0f) | ((value as u32) & 0x0f); self.w } } #[doc = "Prefetch enable\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum PRFTEN_A { #[doc = "0: Prefetch is disabled"] DISABLED = 0, #[doc = "1: Prefetch is enabled"] ENABLED = 1, } impl From<PRFTEN_A> for bool { #[inline(always)] fn from(variant: PRFTEN_A) -> Self { variant as u8 != 0 } } #[doc = "Reader of field `PRFTEN`"] pub type PRFTEN_R = crate::R<bool, PRFTEN_A>; impl PRFTEN_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> PRFTEN_A { match self.bits { false => PRFTEN_A::DISABLED, true => PRFTEN_A::ENABLED, } } #[doc = "Checks if the value of the field is `DISABLED`"] #[inline(always)] pub fn is_disabled(&self) -> bool { *self == PRFTEN_A::DISABLED } #[doc = "Checks if the value of the field is `ENABLED`"] #[inline(always)] pub fn is_enabled(&self) -> bool { *self == PRFTEN_A::ENABLED } } #[doc = "Write proxy for field `PRFTEN`"] pub struct PRFTEN_W<'a> { w: &'a mut W, } impl<'a> PRFTEN_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: PRFTEN_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "Prefetch is disabled"] #[inline(always)] pub fn disabled(self) -> &'a mut W { self.variant(PRFTEN_A::DISABLED) } #[doc = "Prefetch is enabled"] #[inline(always)] pub fn enabled(self) -> &'a mut W { self.variant(PRFTEN_A::ENABLED) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 8)) | (((value as u32) & 0x01) << 8); self.w } } #[doc = "ART Accelerator Enable\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum ARTEN_A { #[doc = "0: ART Accelerator is disabled"] DISABLED = 0, #[doc = "1: ART Accelerator is enabled"] ENABLED = 1, } impl From<ARTEN_A> for bool { #[inline(always)] fn from(variant: ARTEN_A) -> Self { variant as u8 != 0 } } #[doc = "Reader of field `ARTEN`"] pub type ARTEN_R = crate::R<bool, ARTEN_A>; impl ARTEN_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> ARTEN_A { match self.bits { false => ARTEN_A::DISABLED, true => ARTEN_A::ENABLED, } } #[doc = "Checks if the value of the field is `DISABLED`"] #[inline(always)] pub fn is_disabled(&self) -> bool { *self == ARTEN_A::DISABLED } #[doc = "Checks if the value of the field is `ENABLED`"] #[inline(always)] pub fn is_enabled(&self) -> bool { *self == ARTEN_A::ENABLED } } #[doc = "Write proxy for field `ARTEN`"] pub struct ARTEN_W<'a> { w: &'a mut W, } impl<'a> ARTEN_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: ARTEN_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "ART Accelerator is disabled"] #[inline(always)] pub fn disabled(self) -> &'a mut W { self.variant(ARTEN_A::DISABLED) } #[doc = "ART Accelerator is enabled"] #[inline(always)] pub fn enabled(self) -> &'a mut W { self.variant(ARTEN_A::ENABLED) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 9)) | (((value as u32) & 0x01) << 9); self.w } } #[doc = "ART Accelerator reset\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum ARTRST_A { #[doc = "0: Accelerator is not reset"] NOTRESET = 0, #[doc = "1: Accelerator is reset"] RESET = 1, } impl From<ARTRST_A> for bool { #[inline(always)] fn from(variant: ARTRST_A) -> Self { variant as u8 != 0 } } #[doc = "Reader of field `ARTRST`"] pub type ARTRST_R = crate::R<bool, ARTRST_A>; impl ARTRST_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> ARTRST_A { match self.bits { false => ARTRST_A::NOTRESET, true => ARTRST_A::RESET, } } #[doc = "Checks if the value of the field is `NOTRESET`"] #[inline(always)] pub fn is_not_reset(&self) -> bool { *self == ARTRST_A::NOTRESET } #[doc = "Checks if the value of the field is `RESET`"] #[inline(always)] pub fn is_reset(&self) -> bool { *self == ARTRST_A::RESET } } #[doc = "Write proxy for field `ARTRST`"] pub struct ARTRST_W<'a> { w: &'a mut W, } impl<'a> ARTRST_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: ARTRST_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "Accelerator is not reset"] #[inline(always)] pub fn not_reset(self) -> &'a mut W { self.variant(ARTRST_A::NOTRESET) } #[doc = "Accelerator is reset"] #[inline(always)] pub fn reset(self) -> &'a mut W { self.variant(ARTRST_A::RESET) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 11)) | (((value as u32) & 0x01) << 11); self.w } } impl R { #[doc = "Bits 0:3 - Latency"] #[inline(always)] pub fn latency(&self) -> LATENCY_R { LATENCY_R::new((self.bits & 0x0f) as u8) } #[doc = "Bit 8 - Prefetch enable"] #[inline(always)] pub fn prften(&self) -> PRFTEN_R { PRFTEN_R::new(((self.bits >> 8) & 0x01) != 0) } #[doc = "Bit 9 - ART Accelerator Enable"] #[inline(always)] pub fn arten(&self) -> ARTEN_R { ARTEN_R::new(((self.bits >> 9) & 0x01) != 0) } #[doc = "Bit 11 - ART Accelerator reset"] #[inline(always)] pub fn artrst(&self) -> ARTRST_R { ARTRST_R::new(((self.bits >> 11) & 0x01) != 0) } } impl W { #[doc = "Bits 0:3 - Latency"] #[inline(always)] pub fn latency(&mut self) -> LATENCY_W { LATENCY_W { w: self } } #[doc = "Bit 8 - Prefetch enable"] #[inline(always)] pub fn prften(&mut self) -> PRFTEN_W { PRFTEN_W { w: self } } #[doc = "Bit 9 - ART Accelerator Enable"] #[inline(always)] pub fn arten(&mut self) -> ARTEN_W { ARTEN_W { w: self } } #[doc = "Bit 11 - ART Accelerator reset"] #[inline(always)] pub fn artrst(&mut self) -> ARTRST_W { ARTRST_W { w: self } } }