Loading content...Enable RNG_CLK and the RNG peripheral.
Note that clocks must already be configured such that RNG_CLK is not less than 1/16 HCLK,
otherwise all reads of the RNG would return a ClockError (CECS error).
This function will panic if pll48clk < 1/16 hclk.
Loading content...