1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40
#[doc = "Reader of register OR"] pub type R = crate::R<u32, super::OR>; #[doc = "Writer for register OR"] pub type W = crate::W<u32, super::OR>; #[doc = "Register OR `reset()`'s with value 0"] impl crate::ResetValue for super::OR { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Reader of field `ITR1_RMP`"] pub type ITR1_RMP_R = crate::R<u8, u8>; #[doc = "Write proxy for field `ITR1_RMP`"] pub struct ITR1_RMP_W<'a> { w: &'a mut W, } impl<'a> ITR1_RMP_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x03 << 10)) | (((value as u32) & 0x03) << 10); self.w } } impl R { #[doc = "Bits 10:11 - Timer Input 4 remap"] #[inline(always)] pub fn itr1_rmp(&self) -> ITR1_RMP_R { ITR1_RMP_R::new(((self.bits >> 10) & 0x03) as u8) } } impl W { #[doc = "Bits 10:11 - Timer Input 4 remap"] #[inline(always)] pub fn itr1_rmp(&mut self) -> ITR1_RMP_W { ITR1_RMP_W { w: self } } }