1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529
#[doc = "Reader of register CR"] pub type R = crate::R<u32, super::CR>; #[doc = "Writer for register CR"] pub type W = crate::W<u32, super::CR>; #[doc = "Register CR `reset()`'s with value 0x83"] impl crate::ResetValue for super::CR { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0x83 } } #[doc = "PLLI2S clock ready flag\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum PLLI2SRDY_A { #[doc = "0: Clock not ready"] NOTREADY = 0, #[doc = "1: Clock ready"] READY = 1, } impl From<PLLI2SRDY_A> for bool { #[inline(always)] fn from(variant: PLLI2SRDY_A) -> Self { variant as u8 != 0 } } #[doc = "Reader of field `PLLI2SRDY`"] pub type PLLI2SRDY_R = crate::R<bool, PLLI2SRDY_A>; impl PLLI2SRDY_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> PLLI2SRDY_A { match self.bits { false => PLLI2SRDY_A::NOTREADY, true => PLLI2SRDY_A::READY, } } #[doc = "Checks if the value of the field is `NOTREADY`"] #[inline(always)] pub fn is_not_ready(&self) -> bool { *self == PLLI2SRDY_A::NOTREADY } #[doc = "Checks if the value of the field is `READY`"] #[inline(always)] pub fn is_ready(&self) -> bool { *self == PLLI2SRDY_A::READY } } #[doc = "PLLI2S enable\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum PLLI2SON_A { #[doc = "0: Clock Off"] OFF = 0, #[doc = "1: Clock On"] ON = 1, } impl From<PLLI2SON_A> for bool { #[inline(always)] fn from(variant: PLLI2SON_A) -> Self { variant as u8 != 0 } } #[doc = "Reader of field `PLLI2SON`"] pub type PLLI2SON_R = crate::R<bool, PLLI2SON_A>; impl PLLI2SON_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> PLLI2SON_A { match self.bits { false => PLLI2SON_A::OFF, true => PLLI2SON_A::ON, } } #[doc = "Checks if the value of the field is `OFF`"] #[inline(always)] pub fn is_off(&self) -> bool { *self == PLLI2SON_A::OFF } #[doc = "Checks if the value of the field is `ON`"] #[inline(always)] pub fn is_on(&self) -> bool { *self == PLLI2SON_A::ON } } #[doc = "Write proxy for field `PLLI2SON`"] pub struct PLLI2SON_W<'a> { w: &'a mut W, } impl<'a> PLLI2SON_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: PLLI2SON_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "Clock Off"] #[inline(always)] pub fn off(self) -> &'a mut W { self.variant(PLLI2SON_A::OFF) } #[doc = "Clock On"] #[inline(always)] pub fn on(self) -> &'a mut W { self.variant(PLLI2SON_A::ON) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 26)) | (((value as u32) & 0x01) << 26); self.w } } #[doc = "Main PLL (PLL) clock ready flag"] pub type PLLRDY_A = PLLI2SRDY_A; #[doc = "Reader of field `PLLRDY`"] pub type PLLRDY_R = crate::R<bool, PLLI2SRDY_A>; #[doc = "Main PLL (PLL) enable"] pub type PLLON_A = PLLI2SON_A; #[doc = "Reader of field `PLLON`"] pub type PLLON_R = crate::R<bool, PLLI2SON_A>; #[doc = "Write proxy for field `PLLON`"] pub struct PLLON_W<'a> { w: &'a mut W, } impl<'a> PLLON_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: PLLON_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "Clock Off"] #[inline(always)] pub fn off(self) -> &'a mut W { self.variant(PLLI2SON_A::OFF) } #[doc = "Clock On"] #[inline(always)] pub fn on(self) -> &'a mut W { self.variant(PLLI2SON_A::ON) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 24)) | (((value as u32) & 0x01) << 24); self.w } } #[doc = "Clock security system enable\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum CSSON_A { #[doc = "0: Clock security system disabled (clock detector OFF)"] OFF = 0, #[doc = "1: Clock security system enable (clock detector ON if the HSE is ready, OFF if not)"] ON = 1, } impl From<CSSON_A> for bool { #[inline(always)] fn from(variant: CSSON_A) -> Self { variant as u8 != 0 } } #[doc = "Reader of field `CSSON`"] pub type CSSON_R = crate::R<bool, CSSON_A>; impl CSSON_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> CSSON_A { match self.bits { false => CSSON_A::OFF, true => CSSON_A::ON, } } #[doc = "Checks if the value of the field is `OFF`"] #[inline(always)] pub fn is_off(&self) -> bool { *self == CSSON_A::OFF } #[doc = "Checks if the value of the field is `ON`"] #[inline(always)] pub fn is_on(&self) -> bool { *self == CSSON_A::ON } } #[doc = "Write proxy for field `CSSON`"] pub struct CSSON_W<'a> { w: &'a mut W, } impl<'a> CSSON_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: CSSON_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "Clock security system disabled (clock detector OFF)"] #[inline(always)] pub fn off(self) -> &'a mut W { self.variant(CSSON_A::OFF) } #[doc = "Clock security system enable (clock detector ON if the HSE is ready, OFF if not)"] #[inline(always)] pub fn on(self) -> &'a mut W { self.variant(CSSON_A::ON) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 19)) | (((value as u32) & 0x01) << 19); self.w } } #[doc = "HSE clock bypass\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum HSEBYP_A { #[doc = "0: HSE crystal oscillator not bypassed"] NOTBYPASSED = 0, #[doc = "1: HSE crystal oscillator bypassed with external clock"] BYPASSED = 1, } impl From<HSEBYP_A> for bool { #[inline(always)] fn from(variant: HSEBYP_A) -> Self { variant as u8 != 0 } } #[doc = "Reader of field `HSEBYP`"] pub type HSEBYP_R = crate::R<bool, HSEBYP_A>; impl HSEBYP_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> HSEBYP_A { match self.bits { false => HSEBYP_A::NOTBYPASSED, true => HSEBYP_A::BYPASSED, } } #[doc = "Checks if the value of the field is `NOTBYPASSED`"] #[inline(always)] pub fn is_not_bypassed(&self) -> bool { *self == HSEBYP_A::NOTBYPASSED } #[doc = "Checks if the value of the field is `BYPASSED`"] #[inline(always)] pub fn is_bypassed(&self) -> bool { *self == HSEBYP_A::BYPASSED } } #[doc = "Write proxy for field `HSEBYP`"] pub struct HSEBYP_W<'a> { w: &'a mut W, } impl<'a> HSEBYP_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: HSEBYP_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "HSE crystal oscillator not bypassed"] #[inline(always)] pub fn not_bypassed(self) -> &'a mut W { self.variant(HSEBYP_A::NOTBYPASSED) } #[doc = "HSE crystal oscillator bypassed with external clock"] #[inline(always)] pub fn bypassed(self) -> &'a mut W { self.variant(HSEBYP_A::BYPASSED) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 18)) | (((value as u32) & 0x01) << 18); self.w } } #[doc = "HSE clock ready flag"] pub type HSERDY_A = PLLI2SRDY_A; #[doc = "Reader of field `HSERDY`"] pub type HSERDY_R = crate::R<bool, PLLI2SRDY_A>; #[doc = "HSE clock enable"] pub type HSEON_A = PLLI2SON_A; #[doc = "Reader of field `HSEON`"] pub type HSEON_R = crate::R<bool, PLLI2SON_A>; #[doc = "Write proxy for field `HSEON`"] pub struct HSEON_W<'a> { w: &'a mut W, } impl<'a> HSEON_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: HSEON_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "Clock Off"] #[inline(always)] pub fn off(self) -> &'a mut W { self.variant(PLLI2SON_A::OFF) } #[doc = "Clock On"] #[inline(always)] pub fn on(self) -> &'a mut W { self.variant(PLLI2SON_A::ON) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 16)) | (((value as u32) & 0x01) << 16); self.w } } #[doc = "Reader of field `HSICAL`"] pub type HSICAL_R = crate::R<u8, u8>; #[doc = "Reader of field `HSITRIM`"] pub type HSITRIM_R = crate::R<u8, u8>; #[doc = "Write proxy for field `HSITRIM`"] pub struct HSITRIM_W<'a> { w: &'a mut W, } impl<'a> HSITRIM_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x1f << 3)) | (((value as u32) & 0x1f) << 3); self.w } } #[doc = "Internal high-speed clock ready flag"] pub type HSIRDY_A = PLLI2SRDY_A; #[doc = "Reader of field `HSIRDY`"] pub type HSIRDY_R = crate::R<bool, PLLI2SRDY_A>; #[doc = "Internal high-speed clock enable"] pub type HSION_A = PLLI2SON_A; #[doc = "Reader of field `HSION`"] pub type HSION_R = crate::R<bool, PLLI2SON_A>; #[doc = "Write proxy for field `HSION`"] pub struct HSION_W<'a> { w: &'a mut W, } impl<'a> HSION_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: HSION_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "Clock Off"] #[inline(always)] pub fn off(self) -> &'a mut W { self.variant(PLLI2SON_A::OFF) } #[doc = "Clock On"] #[inline(always)] pub fn on(self) -> &'a mut W { self.variant(PLLI2SON_A::ON) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !0x01) | ((value as u32) & 0x01); self.w } } impl R { #[doc = "Bit 27 - PLLI2S clock ready flag"] #[inline(always)] pub fn plli2srdy(&self) -> PLLI2SRDY_R { PLLI2SRDY_R::new(((self.bits >> 27) & 0x01) != 0) } #[doc = "Bit 26 - PLLI2S enable"] #[inline(always)] pub fn plli2son(&self) -> PLLI2SON_R { PLLI2SON_R::new(((self.bits >> 26) & 0x01) != 0) } #[doc = "Bit 25 - Main PLL (PLL) clock ready flag"] #[inline(always)] pub fn pllrdy(&self) -> PLLRDY_R { PLLRDY_R::new(((self.bits >> 25) & 0x01) != 0) } #[doc = "Bit 24 - Main PLL (PLL) enable"] #[inline(always)] pub fn pllon(&self) -> PLLON_R { PLLON_R::new(((self.bits >> 24) & 0x01) != 0) } #[doc = "Bit 19 - Clock security system enable"] #[inline(always)] pub fn csson(&self) -> CSSON_R { CSSON_R::new(((self.bits >> 19) & 0x01) != 0) } #[doc = "Bit 18 - HSE clock bypass"] #[inline(always)] pub fn hsebyp(&self) -> HSEBYP_R { HSEBYP_R::new(((self.bits >> 18) & 0x01) != 0) } #[doc = "Bit 17 - HSE clock ready flag"] #[inline(always)] pub fn hserdy(&self) -> HSERDY_R { HSERDY_R::new(((self.bits >> 17) & 0x01) != 0) } #[doc = "Bit 16 - HSE clock enable"] #[inline(always)] pub fn hseon(&self) -> HSEON_R { HSEON_R::new(((self.bits >> 16) & 0x01) != 0) } #[doc = "Bits 8:15 - Internal high-speed clock calibration"] #[inline(always)] pub fn hsical(&self) -> HSICAL_R { HSICAL_R::new(((self.bits >> 8) & 0xff) as u8) } #[doc = "Bits 3:7 - Internal high-speed clock trimming"] #[inline(always)] pub fn hsitrim(&self) -> HSITRIM_R { HSITRIM_R::new(((self.bits >> 3) & 0x1f) as u8) } #[doc = "Bit 1 - Internal high-speed clock ready flag"] #[inline(always)] pub fn hsirdy(&self) -> HSIRDY_R { HSIRDY_R::new(((self.bits >> 1) & 0x01) != 0) } #[doc = "Bit 0 - Internal high-speed clock enable"] #[inline(always)] pub fn hsion(&self) -> HSION_R { HSION_R::new((self.bits & 0x01) != 0) } } impl W { #[doc = "Bit 26 - PLLI2S enable"] #[inline(always)] pub fn plli2son(&mut self) -> PLLI2SON_W { PLLI2SON_W { w: self } } #[doc = "Bit 24 - Main PLL (PLL) enable"] #[inline(always)] pub fn pllon(&mut self) -> PLLON_W { PLLON_W { w: self } } #[doc = "Bit 19 - Clock security system enable"] #[inline(always)] pub fn csson(&mut self) -> CSSON_W { CSSON_W { w: self } } #[doc = "Bit 18 - HSE clock bypass"] #[inline(always)] pub fn hsebyp(&mut self) -> HSEBYP_W { HSEBYP_W { w: self } } #[doc = "Bit 16 - HSE clock enable"] #[inline(always)] pub fn hseon(&mut self) -> HSEON_W { HSEON_W { w: self } } #[doc = "Bits 3:7 - Internal high-speed clock trimming"] #[inline(always)] pub fn hsitrim(&mut self) -> HSITRIM_W { HSITRIM_W { w: self } } #[doc = "Bit 0 - Internal high-speed clock enable"] #[inline(always)] pub fn hsion(&mut self) -> HSION_W { HSION_W { w: self } } }